aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--arch/arm/boot/dts/bcm11351.dtsi8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/arm/boot/dts/bcm11351.dtsi b/arch/arm/boot/dts/bcm11351.dtsi
index d848997990ee..7487c7ef3a3e 100644
--- a/arch/arm/boot/dts/bcm11351.dtsi
+++ b/arch/arm/boot/dts/bcm11351.dtsi
@@ -43,7 +43,7 @@
43 compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart"; 43 compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart";
44 status = "disabled"; 44 status = "disabled";
45 reg = <0x3e000000 0x1000>; 45 reg = <0x3e000000 0x1000>;
46 clock-frequency = <13000000>; 46 clocks = <&uartb_clk>;
47 interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>; 47 interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
48 reg-shift = <2>; 48 reg-shift = <2>;
49 reg-io-width = <4>; 49 reg-io-width = <4>;
@@ -53,7 +53,7 @@
53 compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart"; 53 compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart";
54 status = "disabled"; 54 status = "disabled";
55 reg = <0x3e001000 0x1000>; 55 reg = <0x3e001000 0x1000>;
56 clock-frequency = <13000000>; 56 clocks = <&uartb2_clk>;
57 interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>; 57 interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
58 reg-shift = <2>; 58 reg-shift = <2>;
59 reg-io-width = <4>; 59 reg-io-width = <4>;
@@ -63,7 +63,7 @@
63 compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart"; 63 compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart";
64 status = "disabled"; 64 status = "disabled";
65 reg = <0x3e002000 0x1000>; 65 reg = <0x3e002000 0x1000>;
66 clock-frequency = <13000000>; 66 clocks = <&uartb3_clk>;
67 interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>; 67 interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
68 reg-shift = <2>; 68 reg-shift = <2>;
69 reg-io-width = <4>; 69 reg-io-width = <4>;
@@ -73,7 +73,7 @@
73 compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart"; 73 compatible = "brcm,bcm11351-dw-apb-uart", "snps,dw-apb-uart";
74 status = "disabled"; 74 status = "disabled";
75 reg = <0x3e003000 0x1000>; 75 reg = <0x3e003000 0x1000>;
76 clock-frequency = <13000000>; 76 clocks = <&uartb4_clk>;
77 interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>; 77 interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
78 reg-shift = <2>; 78 reg-shift = <2>;
79 reg-io-width = <4>; 79 reg-io-width = <4>;