aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts22
1 files changed, 22 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts b/arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts
index 959dddf60d1f..be7667e73a2e 100644
--- a/arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts
+++ b/arch/arm/boot/dts/imx27-phytec-phycore-rdk.dts
@@ -19,8 +19,30 @@
19 cs-gpios = <&gpio4 28 0>, <&gpio4 27 0>; 19 cs-gpios = <&gpio4 28 0>, <&gpio4 27 0>;
20}; 20};
21 21
22&i2c1 {
23 clock-frequency = <400000>;
24 pinctrl-names = "default";
25 pinctrl-0 = <&pinctrl_i2c1>;
26 status = "okay";
27
28 camgpio: pca9536@41 {
29 compatible = "nxp,pca9536";
30 reg = <0x41>;
31 gpio-controller;
32 #gpio-cells = <2>;
33 };
34};
35
22&iomuxc { 36&iomuxc {
23 imx27_phycore_rdk { 37 imx27_phycore_rdk {
38 pinctrl_i2c1: i2c1grp {
39 /* Add pullup to DATA line */
40 fsl,pins = <
41 MX27_PAD_I2C_DATA__I2C_DATA 0x1
42 MX27_PAD_I2C_CLK__I2C_CLK 0x0
43 >;
44 };
45
24 pinctrl_uart1: uart1grp { 46 pinctrl_uart1: uart1grp {
25 fsl,pins = < 47 fsl,pins = <
26 MX27_PAD_UART1_TXD__UART1_TXD 0x0 48 MX27_PAD_UART1_TXD__UART1_TXD 0x0