aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--arch/arm/mach-exynos/pmu.c14
1 files changed, 7 insertions, 7 deletions
diff --git a/arch/arm/mach-exynos/pmu.c b/arch/arm/mach-exynos/pmu.c
index 97d688526258..6609145312ac 100644
--- a/arch/arm/mach-exynos/pmu.c
+++ b/arch/arm/mach-exynos/pmu.c
@@ -17,9 +17,9 @@
17 17
18#include "common.h" 18#include "common.h"
19 19
20static struct exynos_pmu_conf *exynos_pmu_config; 20static const struct exynos_pmu_conf *exynos_pmu_config;
21 21
22static struct exynos_pmu_conf exynos4210_pmu_config[] = { 22static const struct exynos_pmu_conf exynos4210_pmu_config[] = {
23 /* { .reg = address, .val = { AFTR, LPA, SLEEP } */ 23 /* { .reg = address, .val = { AFTR, LPA, SLEEP } */
24 { S5P_ARM_CORE0_LOWPWR, { 0x0, 0x0, 0x2 } }, 24 { S5P_ARM_CORE0_LOWPWR, { 0x0, 0x0, 0x2 } },
25 { S5P_DIS_IRQ_CORE0, { 0x0, 0x0, 0x0 } }, 25 { S5P_DIS_IRQ_CORE0, { 0x0, 0x0, 0x0 } },
@@ -95,7 +95,7 @@ static struct exynos_pmu_conf exynos4210_pmu_config[] = {
95 { PMU_TABLE_END,}, 95 { PMU_TABLE_END,},
96}; 96};
97 97
98static struct exynos_pmu_conf exynos4x12_pmu_config[] = { 98static const struct exynos_pmu_conf exynos4x12_pmu_config[] = {
99 { S5P_ARM_CORE0_LOWPWR, { 0x0, 0x0, 0x2 } }, 99 { S5P_ARM_CORE0_LOWPWR, { 0x0, 0x0, 0x2 } },
100 { S5P_DIS_IRQ_CORE0, { 0x0, 0x0, 0x0 } }, 100 { S5P_DIS_IRQ_CORE0, { 0x0, 0x0, 0x0 } },
101 { S5P_DIS_IRQ_CENTRAL0, { 0x0, 0x0, 0x0 } }, 101 { S5P_DIS_IRQ_CENTRAL0, { 0x0, 0x0, 0x0 } },
@@ -203,7 +203,7 @@ static struct exynos_pmu_conf exynos4x12_pmu_config[] = {
203 { PMU_TABLE_END,}, 203 { PMU_TABLE_END,},
204}; 204};
205 205
206static struct exynos_pmu_conf exynos4412_pmu_config[] = { 206static const struct exynos_pmu_conf exynos4412_pmu_config[] = {
207 { S5P_ARM_CORE2_LOWPWR, { 0x0, 0x0, 0x2 } }, 207 { S5P_ARM_CORE2_LOWPWR, { 0x0, 0x0, 0x2 } },
208 { S5P_DIS_IRQ_CORE2, { 0x0, 0x0, 0x0 } }, 208 { S5P_DIS_IRQ_CORE2, { 0x0, 0x0, 0x0 } },
209 { S5P_DIS_IRQ_CENTRAL2, { 0x0, 0x0, 0x0 } }, 209 { S5P_DIS_IRQ_CENTRAL2, { 0x0, 0x0, 0x0 } },
@@ -213,7 +213,7 @@ static struct exynos_pmu_conf exynos4412_pmu_config[] = {
213 { PMU_TABLE_END,}, 213 { PMU_TABLE_END,},
214}; 214};
215 215
216static struct exynos_pmu_conf exynos5250_pmu_config[] = { 216static const struct exynos_pmu_conf exynos5250_pmu_config[] = {
217 /* { .reg = address, .val = { AFTR, LPA, SLEEP } */ 217 /* { .reg = address, .val = { AFTR, LPA, SLEEP } */
218 { EXYNOS5_ARM_CORE0_SYS_PWR_REG, { 0x0, 0x0, 0x2} }, 218 { EXYNOS5_ARM_CORE0_SYS_PWR_REG, { 0x0, 0x0, 0x2} },
219 { EXYNOS5_DIS_IRQ_ARM_CORE0_LOCAL_SYS_PWR_REG, { 0x0, 0x0, 0x0} }, 219 { EXYNOS5_DIS_IRQ_ARM_CORE0_LOCAL_SYS_PWR_REG, { 0x0, 0x0, 0x0} },
@@ -317,7 +317,7 @@ static struct exynos_pmu_conf exynos5250_pmu_config[] = {
317 { PMU_TABLE_END,}, 317 { PMU_TABLE_END,},
318}; 318};
319 319
320static void __iomem *exynos5_list_both_cnt_feed[] = { 320static void __iomem * const exynos5_list_both_cnt_feed[] = {
321 EXYNOS5_ARM_CORE0_OPTION, 321 EXYNOS5_ARM_CORE0_OPTION,
322 EXYNOS5_ARM_CORE1_OPTION, 322 EXYNOS5_ARM_CORE1_OPTION,
323 EXYNOS5_ARM_COMMON_OPTION, 323 EXYNOS5_ARM_COMMON_OPTION,
@@ -331,7 +331,7 @@ static void __iomem *exynos5_list_both_cnt_feed[] = {
331 EXYNOS5_TOP_PWR_SYSMEM_OPTION, 331 EXYNOS5_TOP_PWR_SYSMEM_OPTION,
332}; 332};
333 333
334static void __iomem *exynos5_list_diable_wfi_wfe[] = { 334static void __iomem * const exynos5_list_diable_wfi_wfe[] = {
335 EXYNOS5_ARM_CORE1_OPTION, 335 EXYNOS5_ARM_CORE1_OPTION,
336 EXYNOS5_FSYS_ARM_OPTION, 336 EXYNOS5_FSYS_ARM_OPTION,
337 EXYNOS5_ISP_ARM_OPTION, 337 EXYNOS5_ISP_ARM_OPTION,