aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--drivers/net/ethernet/intel/i40e/i40e_main.c21
-rw-r--r--drivers/net/ethernet/intel/i40e/i40e_txrx.h20
2 files changed, 21 insertions, 20 deletions
diff --git a/drivers/net/ethernet/intel/i40e/i40e_main.c b/drivers/net/ethernet/intel/i40e/i40e_main.c
index 82ed4363f6c8..d5719bd9d5ee 100644
--- a/drivers/net/ethernet/intel/i40e/i40e_main.c
+++ b/drivers/net/ethernet/intel/i40e/i40e_main.c
@@ -5703,25 +5703,6 @@ static int i40e_setup_misc_vector(struct i40e_pf *pf)
5703 **/ 5703 **/
5704static int i40e_config_rss(struct i40e_pf *pf) 5704static int i40e_config_rss(struct i40e_pf *pf)
5705{ 5705{
5706 const u64 default_hena =
5707 ((u64)1 << I40E_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP) |
5708 ((u64)1 << I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP) |
5709 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_UDP) |
5710 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_SCTP) |
5711 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_TCP_SYN) |
5712 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_TCP) |
5713 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_OTHER) |
5714 ((u64)1 << I40E_FILTER_PCTYPE_FRAG_IPV4) |
5715 ((u64)1 << I40E_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP) |
5716 ((u64)1 << I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP) |
5717 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_UDP) |
5718 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_TCP_SYN) |
5719 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_TCP) |
5720 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_SCTP) |
5721 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_OTHER) |
5722 ((u64)1 << I40E_FILTER_PCTYPE_FRAG_IPV6) |
5723 ((u64)1 << I40E_FILTER_PCTYPE_L2_PAYLOAD);
5724
5725 /* Set of random keys generated using kernel random number generator */ 5706 /* Set of random keys generated using kernel random number generator */
5726 static const u32 seed[I40E_PFQF_HKEY_MAX_INDEX + 1] = {0x41b01687, 5707 static const u32 seed[I40E_PFQF_HKEY_MAX_INDEX + 1] = {0x41b01687,
5727 0x183cfd8c, 0xce880440, 0x580cbc3c, 0x35897377, 5708 0x183cfd8c, 0xce880440, 0x580cbc3c, 0x35897377,
@@ -5739,7 +5720,7 @@ static int i40e_config_rss(struct i40e_pf *pf)
5739 /* By default we enable TCP/UDP with IPv4/IPv6 ptypes */ 5720 /* By default we enable TCP/UDP with IPv4/IPv6 ptypes */
5740 hena = (u64)rd32(hw, I40E_PFQF_HENA(0)) | 5721 hena = (u64)rd32(hw, I40E_PFQF_HENA(0)) |
5741 ((u64)rd32(hw, I40E_PFQF_HENA(1)) << 32); 5722 ((u64)rd32(hw, I40E_PFQF_HENA(1)) << 32);
5742 hena |= default_hena; 5723 hena |= I40E_DEFAULT_RSS_HENA;
5743 wr32(hw, I40E_PFQF_HENA(0), (u32)hena); 5724 wr32(hw, I40E_PFQF_HENA(0), (u32)hena);
5744 wr32(hw, I40E_PFQF_HENA(1), (u32)(hena >> 32)); 5725 wr32(hw, I40E_PFQF_HENA(1), (u32)(hena >> 32));
5745 5726
diff --git a/drivers/net/ethernet/intel/i40e/i40e_txrx.h b/drivers/net/ethernet/intel/i40e/i40e_txrx.h
index faabf22fbd20..2992830d9333 100644
--- a/drivers/net/ethernet/intel/i40e/i40e_txrx.h
+++ b/drivers/net/ethernet/intel/i40e/i40e_txrx.h
@@ -66,6 +66,26 @@ enum i40e_dyn_idx_t {
66#define I40E_TX_ITR I40E_IDX_ITR1 66#define I40E_TX_ITR I40E_IDX_ITR1
67#define I40E_PE_ITR I40E_IDX_ITR2 67#define I40E_PE_ITR I40E_IDX_ITR2
68 68
69/* Supported RSS offloads */
70#define I40E_DEFAULT_RSS_HENA ( \
71 ((u64)1 << I40E_FILTER_PCTYPE_NONF_UNICAST_IPV4_UDP) | \
72 ((u64)1 << I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV4_UDP) | \
73 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_UDP) | \
74 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_SCTP) | \
75 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_TCP_SYN) | \
76 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_TCP) | \
77 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV4_OTHER) | \
78 ((u64)1 << I40E_FILTER_PCTYPE_FRAG_IPV4) | \
79 ((u64)1 << I40E_FILTER_PCTYPE_NONF_UNICAST_IPV6_UDP) | \
80 ((u64)1 << I40E_FILTER_PCTYPE_NONF_MULTICAST_IPV6_UDP) | \
81 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_UDP) | \
82 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_TCP_SYN) | \
83 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_TCP) | \
84 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_SCTP) | \
85 ((u64)1 << I40E_FILTER_PCTYPE_NONF_IPV6_OTHER) | \
86 ((u64)1 << I40E_FILTER_PCTYPE_FRAG_IPV6) | \
87 ((u64)1 << I40E_FILTER_PCTYPE_L2_PAYLOAD))
88
69/* Supported Rx Buffer Sizes */ 89/* Supported Rx Buffer Sizes */
70#define I40E_RXBUFFER_512 512 /* Used for packet split */ 90#define I40E_RXBUFFER_512 512 /* Used for packet split */
71#define I40E_RXBUFFER_2048 2048 91#define I40E_RXBUFFER_2048 2048