aboutsummaryrefslogtreecommitdiffstats
path: root/net/lapb/lapb_in.c
diff options
context:
space:
mode:
authorShawn Guo <shawn.guo@linaro.org>2011-08-13 12:14:05 -0400
committerSascha Hauer <s.hauer@pengutronix.de>2011-08-17 02:31:57 -0400
commit1dfa86bb9d3fe7581d3182c24a812c8910cbee37 (patch)
tree6b2d36cd994c322e5ee4534f3c36a0cb7eed3a73 /net/lapb/lapb_in.c
parenta4395612290c7b70041952add7ad75b534c8b40c (diff)
arm/mxc: move IMX_GPIO_NR into mach/hardware.h
The patch moves IMX_GPIO_NR into mach/hardware.h, so that we only use standard gpiolib helpers in mach/gpio.h. Signed-off-by: Shawn Guo <shawn.guo@linaro.org> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Diffstat (limited to 'net/lapb/lapb_in.c')
0 files changed, 0 insertions, 0 deletions
generated by cgit v1.2.2 (git 2.25.0) at 2025-08-30 13:56:26 -0400
'#n254'>254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 
/*
 * Copyright (c) 2017-2018, NVIDIA CORPORATION.  All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 */
/*
 * Function naming determines intended use:
 *
 *     <x>_r(void) : Returns the offset for register <x>.
 *
 *     <x>_o(void) : Returns the offset for element <x>.
 *
 *     <x>_w(void) : Returns the word offset for word (4 byte) element <x>.
 *
 *     <x>_<y>_s(void) : Returns size of field <y> of register <x> in bits.
 *
 *     <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted
 *         and masked to place it at field <y> of register <x>.  This value
 *         can be |'d with others to produce a full register value for
 *         register <x>.
 *
 *     <x>_<y>_m(void) : Returns a mask for field <y> of register <x>.  This
 *         value can be ~'d and then &'d to clear the value of field <y> for
 *         register <x>.
 *
 *     <x>_<y>_<z>_f(void) : Returns the constant value <z> after being shifted
 *         to place it at field <y> of register <x>.  This value can be |'d
 *         with others to produce a full register value for <x>.
 *
 *     <x>_<y>_v(u32 r) : Returns the value of field <y> from a full register
 *         <x> value 'r' after being shifted to place its LSB at bit 0.
 *         This value is suitable for direct comparison with other unshifted
 *         values appropriate for use in field <y> of register <x>.
 *
 *     <x>_<y>_<z>_v(void) : Returns the constant value for <z> defined for
 *         field <y> of register <x>.  This value is suitable for direct
 *         comparison with unshifted values appropriate for use in field <y>
 *         of register <x>.
 */
#ifndef _hw_falcon_gv100_h_
#define _hw_falcon_gv100_h_

static inline u32 falcon_falcon_irqsset_r(void)
{
	return 0x00000000U;
}
static inline u32 falcon_falcon_irqsset_swgen0_set_f(void)
{
	return 0x40U;
}
static inline u32 falcon_falcon_irqsclr_r(void)
{
	return 0x00000004U;
}
static inline u32 falcon_falcon_irqstat_r(void)
{
	return 0x00000008U;
}
static inline u32 falcon_falcon_irqstat_halt_true_f(void)
{
	return 0x10U;
}
static inline u32 falcon_falcon_irqstat_exterr_true_f(void)
{
	return 0x20U;
}
static inline u32 falcon_falcon_irqstat_swgen0_true_f(void)
{
	return 0x40U;
}
static inline u32 falcon_falcon_irqmode_r(void)
{
	return 0x0000000cU;
}
static inline u32 falcon_falcon_irqmset_r(void)
{
	return 0x00000010U;
}
static inline u32 falcon_falcon_irqmset_gptmr_f(u32 v)
{
	return (v & 0x1U) << 0U;
}
static inline u32 falcon_falcon_irqmset_wdtmr_f(u32 v)
{
	return (v & 0x1U) << 1U;
}
static inline u32 falcon_falcon_irqmset_mthd_f(u32 v)
{
	return (v & 0x1U) << 2U;
}
static inline u32 falcon_falcon_irqmset_ctxsw_f(u32 v)
{
	return (v & 0x1U) << 3U;
}
static inline u32 falcon_falcon_irqmset_halt_f(u32 v)
{
	return (v & 0x1U) << 4U;
}
static inline u32 falcon_falcon_irqmset_exterr_f(u32 v)
{
	return (v & 0x1U) << 5U;
}
static inline u32 falcon_falcon_irqmset_swgen0_f(u32 v)
{
	return (v & 0x1U) << 6U;
}
static inline u32 falcon_falcon_irqmset_swgen1_f(u32 v)
{
	return (v & 0x1U) << 7U;
}
static inline u32 falcon_falcon_irqmclr_r(void)
{
	return 0x00000014U;
}
static inline u32 falcon_falcon_irqmclr_gptmr_f(u32 v)
{
	return (v & 0x1U) << 0U;
}
static inline u32 falcon_falcon_irqmclr_wdtmr_f(u32 v)
{
	return (v & 0x1U) << 1U;
}
static inline u32 falcon_falcon_irqmclr_mthd_f(u32 v)
{
	return (v & 0x1U) << 2U;
}
static inline u32 falcon_falcon_irqmclr_ctxsw_f(u32 v)
{
	return (v & 0x1U) << 3U;
}
static inline u32 falcon_falcon_irqmclr_halt_f(u32 v)
{
	return (v & 0x1U) << 4U;
}
static inline u32 falcon_falcon_irqmclr_exterr_f(u32 v)
{
	return (v & 0x1U) << 5U;
}
static inline u32 falcon_falcon_irqmclr_swgen0_f(u32 v)
{
	return (v & 0x1U) << 6U;
}
static inline u32 falcon_falcon_irqmclr_swgen1_f(u32 v)
{
	return (v & 0x1U) << 7U;
}
static inline u32 falcon_falcon_irqmclr_ext_f(u32 v)
{
	return (v & 0xffU) << 8U;
}
static inline u32 falcon_falcon_irqmask_r(void)
{
	return 0x00000018U;
}
static inline u32 falcon_falcon_irqdest_r(void)
{
	return 0x0000001cU;
}
static inline u32 falcon_falcon_irqdest_host_gptmr_f(u32 v)
{
	return (v & 0x1U) << 0U;
}
static inline u32 falcon_falcon_irqdest_host_wdtmr_f(u32 v)
{
	return (v & 0x1U) << 1U;
}
static inline u32 falcon_falcon_irqdest_host_mthd_f(u32 v)
{
	return (v & 0x1U) << 2U;
}
static inline u32 falcon_falcon_irqdest_host_ctxsw_f(u32 v)
{
	return (v & 0x1U) << 3U;
}
static inline u32 falcon_falcon_irqdest_host_halt_f(u32 v)
{
	return (v & 0x1U) << 4U;
}
static inline u32 falcon_falcon_irqdest_host_exterr_f(u32 v)
{
	return (v & 0x1U) << 5U;
}
static inline u32 falcon_falcon_irqdest_host_swgen0_f(u32 v)
{
	return (v & 0x1U) << 6U;
}
static inline u32 falcon_falcon_irqdest_host_swgen1_f(u32 v)
{
	return (v & 0x1U) << 7U;
}
static inline u32 falcon_falcon_irqdest_host_ext_f(u32 v)
{
	return (v & 0xffU) << 8U;
}
static inline u32 falcon_falcon_irqdest_target_gptmr_f(u32 v)
{
	return (v & 0x1U) << 16U;
}
static inline u32 falcon_falcon_irqdest_target_wdtmr_f(u32 v)
{
	return (v & 0x1U) << 17U;
}
static inline u32 falcon_falcon_irqdest_target_mthd_f(u32 v)
{
	return (v & 0x1U) << 18U;
}
static inline u32 falcon_falcon_irqdest_target_ctxsw_f(u32 v)
{
	return (v & 0x1U) << 19U;
}
static inline u32 falcon_falcon_irqdest_target_halt_f(u32 v)
{
	return (v & 0x1U) << 20U;
}
static inline u32 falcon_falcon_irqdest_target_exterr_f(u32 v)
{
	return (v & 0x1U) << 21U;
}
static inline u32 falcon_falcon_irqdest_target_swgen0_f(u32 v)
{
	return (v & 0x1U) << 22U;
}
static inline u32 falcon_falcon_irqdest_target_swgen1_f(u32 v)
{
	return (v & 0x1U) << 23U;
}
static inline u32 falcon_falcon_irqdest_target_ext_f(u32 v)
{
	return (v & 0xffU) << 24U;
}
static inline u32 falcon_falcon_curctx_r(void)
{
	return 0x00000050U;
}
static inline u32 falcon_falcon_nxtctx_r(void)
{
	return 0x00000054U;
}
static inline u32 falcon_falcon_mailbox0_r(void)
{
	return 0x00000040U;
}
static inline u32 falcon_falcon_mailbox1_r(void)
{
	return 0x00000044U;
}
static inline u32 falcon_falcon_itfen_r(void)
{
	return 0x00000048U;
}
static inline u32 falcon_falcon_itfen_ctxen_enable_f(void)
{
	return 0x1U;
}
static inline u32 falcon_falcon_idlestate_r(void)
{
	return 0x0000004cU;
}
static inline u32 falcon_falcon_idlestate_falcon_busy_v(u32 r)
{
	return (r >> 0U) & 0x1U;
}
static inline u32 falcon_falcon_idlestate_ext_busy_v(u32 r)
{
	return (r >> 1U) & 0x7fffU;
}
static inline u32 falcon_falcon_os_r(void)
{
	return 0x00000080U;
}
static inline u32 falcon_falcon_engctl_r(void)
{
	return 0x000000a4U;
}
static inline u32 falcon_falcon_cpuctl_r(void)
{
	return 0x00000100U;
}
static inline u32 falcon_falcon_cpuctl_startcpu_f(u32 v)
{
	return (v & 0x1U) << 1U;
}
static inline u32 falcon_falcon_cpuctl_sreset_f(u32 v)
{
	return (v & 0x1U) << 2U;
}
static inline u32 falcon_falcon_cpuctl_hreset_f(u32 v)
{
	return (v & 0x1U) << 3U;
}
static inline u32 falcon_falcon_cpuctl_halt_intr_f(u32 v)
{
	return (v & 0x1U) << 4U;
}
static inline u32 falcon_falcon_cpuctl_halt_intr_m(void)
{
	return 0x1U << 4U;
}
static inline u32 falcon_falcon_cpuctl_halt_intr_v(u32 r)
{
	return (r >> 4U) & 0x1U;
}
static inline u32 falcon_falcon_cpuctl_stopped_m(void)
{
	return 0x1U << 5U;
}
static inline u32 falcon_falcon_cpuctl_cpuctl_alias_en_f(u32 v)
{
	return (v & 0x1U) << 6U;
}
static inline u32 falcon_falcon_cpuctl_cpuctl_alias_en_m(void)
{
	return 0x1U << 6U;
}
static inline u32 falcon_falcon_cpuctl_cpuctl_alias_en_v(u32 r)
{
	return (r >> 6U) & 0x1U;
}
static inline u32 falcon_falcon_cpuctl_alias_r(void)
{
	return 0x00000130U;
}
static inline u32 falcon_falcon_cpuctl_alias_startcpu_f(u32 v)
{
	return (v & 0x1U) << 1U;
}
static inline u32 falcon_falcon_imemc_r(u32 i)
{
	return 0x00000180U + i*16U;
}
static inline u32 falcon_falcon_imemc_offs_f(u32 v)
{
	return (v & 0x3fU) << 2U;
}
static inline u32 falcon_falcon_imemc_blk_f(u32 v)
{
	return (v & 0xffU) << 8U;
}
static inline u32 falcon_falcon_imemc_aincw_f(u32 v)
{
	return (v & 0x1U) << 24U;
}
static inline u32 falcon_falcon_imemc_secure_f(u32 v)
{
	return (v & 0x1U) << 28U;
}
static inline u32 falcon_falcon_imemd_r(u32 i)
{
	return 0x00000184U + i*16U;
}
static inline u32 falcon_falcon_imemt_r(u32 i)
{
	return 0x00000188U + i*16U;
}
static inline u32 falcon_falcon_sctl_r(void)
{
	return 0x00000240U;
}
static inline u32 falcon_falcon_mmu_phys_sec_r(void)
{
	return 0x00100ce4U;
}
static inline u32 falcon_falcon_bootvec_r(void)
{
	return 0x00000104U;
}
static inline u32 falcon_falcon_bootvec_vec_f(u32 v)
{
	return (v & 0xffffffffU) << 0U;
}
static inline u32 falcon_falcon_dmactl_r(void)
{
	return 0x0000010cU;
}
static inline u32 falcon_falcon_dmactl_dmem_scrubbing_m(void)
{
	return 0x1U << 1U;
}
static inline u32 falcon_falcon_dmactl_imem_scrubbing_m(void)
{
	return 0x1U << 2U;
}
static inline u32 falcon_falcon_dmactl_require_ctx_f(u32 v)
{