ASoC: Add support for synopsys i2s controller as per ASoC framework.

This patch add support for synopsys I2S controller as per the ASoC
framework.

Signed-off-by: Rajeev Kumar <rajeev-dlh.kumar@st.com>
Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>

1 files changed, 69 insertions, 0 deletions

diff --git a/include/sound/designware_i2s.h b/include/sound/designware_i2s.h
new file mode 100644
index 000000000000..26f406e0f673
--- /dev/null
+++ b/include/sound/designware_i2s.h
@@ -0,0 +1,69 @@
+/*
+ * Copyright (ST) 2012 Rajeev Kumar (rajeev-dlh.kumar@st.com)
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
+ *
+ */
+
+#ifndef __SOUND_DESIGNWARE_I2S_H
+#define __SOUND_DESIGNWARE_I2S_H
+
+#include <linux/dmaengine.h>
+#include <linux/types.h>
+
+/*
+ * struct i2s_clk_config_data - represent i2s clk configuration data
+ * @chan_nr: number of channel
+ * @data_width: number of bits per sample (8/16/24/32 bit)
+ * @sample_rate: sampling frequency (8Khz, 16Khz, 32Khz, 44Khz, 48Khz)
+ */
+struct i2s_clk_config_data {
+        int chan_nr;
+        u32 data_width;
+        u32 sample_rate;
+};
+
+struct i2s_platform_data {
+        #define DWC_I2S_PLAY    (1 << 0)
+        #define DWC_I2S_RECORD  (1 << 1)
+        unsigned int cap;
+        int channel;
+        u32 snd_fmts;
+        u32 snd_rates;
+
+        void *play_dma_data;
+        void *capture_dma_data;
+        bool (*filter)(struct dma_chan *chan, void *slave);
+        int (*i2s_clk_cfg)(struct i2s_clk_config_data *config);
+};
+
+struct i2s_dma_data {
+        void *data;
+        dma_addr_t addr;
+        u32 max_burst;
+        enum dma_slave_buswidth addr_width;
+        bool (*filter)(struct dma_chan *chan, void *slave);
+};
+
+/* I2S DMA registers */
+#define I2S_RXDMA               0x01C0
+#define I2S_TXDMA               0x01C8
+
+#define TWO_CHANNEL_SUPPORT     2       /* up to 2.0 */
+#define FOUR_CHANNEL_SUPPORT    4       /* up to 3.1 */
+#define SIX_CHANNEL_SUPPORT     6       /* up to 5.1 */
+#define EIGHT_CHANNEL_SUPPORT   8       /* up to 7.1 */
+
+#endif /*  __SOUND_DESIGNWARE_I2S_H */