aboutsummaryrefslogtreecommitdiffstats
path: root/include/linux
diff options
context:
space:
mode:
authorStephen Boyd <sboyd@codeaurora.org>2015-01-19 21:05:28 -0500
committerMichael Turquette <mturquette@linaro.org>2015-01-27 14:48:39 -0500
commit15a02c1f6dd7c2bb150c61d00ffb33f584ff2288 (patch)
tree803aecc489bac86074b95d25cbdb2bbc426ffb38 /include/linux
parent52bba9809a954d72bc77773bd560b9724b495eb7 (diff)
clk: Add __clk_mux_determine_rate_closest
Some clock drivers want to find the closest rate on the input of a mux instead of a rate that's less than or equal to the desired rate. Add a generic mux function to support this. Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Tested-by: Kenneth Westfield <kwestfie@codeaurora.org> Signed-off-by: Michael Turquette <mturquette@linaro.org>
Diffstat (limited to 'include/linux')
-rw-r--r--include/linux/clk-provider.h8
1 files changed, 7 insertions, 1 deletions
diff --git a/include/linux/clk-provider.h b/include/linux/clk-provider.h
index ebb7055a6d84..ba858e90d5de 100644
--- a/include/linux/clk-provider.h
+++ b/include/linux/clk-provider.h
@@ -384,6 +384,8 @@ void clk_unregister_divider(struct clk *clk);
384 * register, and mask of mux bits are in higher 16-bit of this register. 384 * register, and mask of mux bits are in higher 16-bit of this register.
385 * While setting the mux bits, higher 16-bit should also be updated to 385 * While setting the mux bits, higher 16-bit should also be updated to
386 * indicate changing mux bits. 386 * indicate changing mux bits.
387 * CLK_MUX_ROUND_CLOSEST - Use the parent rate that is closest to the desired
388 * frequency.
387 */ 389 */
388struct clk_mux { 390struct clk_mux {
389 struct clk_hw hw; 391 struct clk_hw hw;
@@ -398,7 +400,8 @@ struct clk_mux {
398#define CLK_MUX_INDEX_ONE BIT(0) 400#define CLK_MUX_INDEX_ONE BIT(0)
399#define CLK_MUX_INDEX_BIT BIT(1) 401#define CLK_MUX_INDEX_BIT BIT(1)
400#define CLK_MUX_HIWORD_MASK BIT(2) 402#define CLK_MUX_HIWORD_MASK BIT(2)
401#define CLK_MUX_READ_ONLY BIT(3) /* mux setting cannot be changed */ 403#define CLK_MUX_READ_ONLY BIT(3) /* mux can't be changed */
404#define CLK_MUX_ROUND_CLOSEST BIT(4)
402 405
403extern const struct clk_ops clk_mux_ops; 406extern const struct clk_ops clk_mux_ops;
404extern const struct clk_ops clk_mux_ro_ops; 407extern const struct clk_ops clk_mux_ro_ops;
@@ -556,6 +559,9 @@ struct clk *__clk_lookup(const char *name);
556long __clk_mux_determine_rate(struct clk_hw *hw, unsigned long rate, 559long __clk_mux_determine_rate(struct clk_hw *hw, unsigned long rate,
557 unsigned long *best_parent_rate, 560 unsigned long *best_parent_rate,
558 struct clk_hw **best_parent_p); 561 struct clk_hw **best_parent_p);
562long __clk_mux_determine_rate_closest(struct clk_hw *hw, unsigned long rate,
563 unsigned long *best_parent_rate,
564 struct clk_hw **best_parent_p);
559 565
560/* 566/*
561 * FIXME clock api without lock protection 567 * FIXME clock api without lock protection