aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-m68knommu/coldfire.h
diff options
context:
space:
mode:
authorSteven Whitehouse <swhiteho@redhat.com>2006-07-03 10:25:08 -0400
committerSteven Whitehouse <swhiteho@redhat.com>2006-07-03 10:25:08 -0400
commit0a1340c185734a57fbf4775927966ad4a1347b02 (patch)
treed9ed8f0dd809a7c542a3356601125ea5b5aaa804 /include/asm-m68knommu/coldfire.h
parentaf18ddb8864b096e3ed4732e2d4b21c956dcfe3a (diff)
parent29454dde27d8e340bb1987bad9aa504af7081eba (diff)
Merge rsync://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux-2.6
Conflicts: include/linux/kernel.h
Diffstat (limited to 'include/asm-m68knommu/coldfire.h')
-rw-r--r--include/asm-m68knommu/coldfire.h77
1 files changed, 17 insertions, 60 deletions
diff --git a/include/asm-m68knommu/coldfire.h b/include/asm-m68knommu/coldfire.h
index 6190f77b1e6c..83a9fa4e618a 100644
--- a/include/asm-m68knommu/coldfire.h
+++ b/include/asm-m68knommu/coldfire.h
@@ -3,7 +3,7 @@
3/* 3/*
4 * coldfire.h -- Motorola ColdFire CPU sepecific defines 4 * coldfire.h -- Motorola ColdFire CPU sepecific defines
5 * 5 *
6 * (C) Copyright 1999-2002, Greg Ungerer (gerg@snapgear.com) 6 * (C) Copyright 1999-2006, Greg Ungerer (gerg@snapgear.com)
7 * (C) Copyright 2000, Lineo (www.lineo.com) 7 * (C) Copyright 2000, Lineo (www.lineo.com)
8 */ 8 */
9 9
@@ -12,7 +12,19 @@
12#define coldfire_h 12#define coldfire_h
13/****************************************************************************/ 13/****************************************************************************/
14 14
15#include <linux/config.h> 15
16/*
17 * Define master clock frequency. This is essentially done at config
18 * time now. No point enumerating dozens of possible clock options
19 * here. Also the peripheral clock (bus clock) divide ratio is set
20 * at config time too.
21 */
22#ifdef CONFIG_CLOCK_SET
23#define MCF_CLK CONFIG_CLOCK_FREQ
24#define MCF_BUSCLK (CONFIG_CLOCK_FREQ / CONFIG_CLOCK_DIV)
25#else
26#error "Don't know what your ColdFire CPU clock frequency is??"
27#endif
16 28
17/* 29/*
18 * Define the processor support peripherals base address. 30 * Define the processor support peripherals base address.
@@ -30,64 +42,9 @@
30 defined(CONFIG_M520x) 42 defined(CONFIG_M520x)
31#undef MCF_MBAR 43#undef MCF_MBAR
32#define MCF_MBAR MCF_IPSBAR 44#define MCF_MBAR MCF_IPSBAR
33#endif 45#elif defined(CONFIG_M532x)
34 46#undef MCF_MBAR
35/* 47#define MCF_MBAR 0x00000000
36 * Define master clock frequency.
37 */
38#if defined(CONFIG_CLOCK_11MHz)
39#define MCF_CLK 11289600
40#elif defined(CONFIG_CLOCK_16MHz)
41#define MCF_CLK 16000000
42#elif defined(CONFIG_CLOCK_20MHz)
43#define MCF_CLK 20000000
44#elif defined(CONFIG_CLOCK_24MHz)
45#define MCF_CLK 24000000
46#elif defined(CONFIG_CLOCK_25MHz)
47#define MCF_CLK 25000000
48#elif defined(CONFIG_CLOCK_33MHz)
49#define MCF_CLK 33000000
50#elif defined(CONFIG_CLOCK_40MHz)
51#define MCF_CLK 40000000
52#elif defined(CONFIG_CLOCK_45MHz)
53#define MCF_CLK 45000000
54#elif defined(CONFIG_CLOCK_48MHz)
55#define MCF_CLK 48000000
56#elif defined(CONFIG_CLOCK_50MHz)
57#define MCF_CLK 50000000
58#elif defined(CONFIG_CLOCK_54MHz)
59#define MCF_CLK 54000000
60#elif defined(CONFIG_CLOCK_60MHz)
61#define MCF_CLK 60000000
62#elif defined(CONFIG_CLOCK_62_5MHz)
63#define MCF_CLK 62500000
64#elif defined(CONFIG_CLOCK_64MHz)
65#define MCF_CLK 64000000
66#elif defined(CONFIG_CLOCK_66MHz)
67#define MCF_CLK 66000000
68#elif defined(CONFIG_CLOCK_70MHz)
69#define MCF_CLK 70000000
70#elif defined(CONFIG_CLOCK_100MHz)
71#define MCF_CLK 100000000
72#elif defined(CONFIG_CLOCK_140MHz)
73#define MCF_CLK 140000000
74#elif defined(CONFIG_CLOCK_150MHz)
75#define MCF_CLK 150000000
76#elif defined(CONFIG_CLOCK_166MHz)
77#define MCF_CLK 166000000
78#else
79#error "Don't know what your ColdFire CPU clock frequency is??"
80#endif
81
82/*
83 * One some ColdFire family members the bus clock (used by internal
84 * peripherals) is not the same as the CPU clock.
85 */
86#if defined(CONFIG_M523x) || defined(CONFIG_M5249) || defined(CONFIG_M527x) || \
87 defined(CONFIG_M520x)
88#define MCF_BUSCLK (MCF_CLK / 2)
89#else
90#define MCF_BUSCLK MCF_CLK
91#endif 48#endif
92 49
93/****************************************************************************/ 50/****************************************************************************/