aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/video/via/share.h
diff options
context:
space:
mode:
authorChris Ball <cjb@laptop.org>2009-06-07 13:59:51 -0400
committerJonathan Corbet <corbet@lwn.net>2010-04-20 16:23:20 -0400
commitc205d932530719d2a6ddb9152650e5bbe80c9400 (patch)
tree0946b0b5ed99c0e3c7ddea3850cc02fe85452417 /drivers/video/via/share.h
parent1317824376482781200980c6f026ef576d7ed1dd (diff)
viafb: Add 1200x900 DCON/LCD panel modes for OLPC XO-1.5
[jc: extensive merge conflict fixes] Cc: Florian Tobias Schandinat <FlorianSchandinat@gmx.de> Cc: ScottFang@viatech.com.cn Cc: JosephChan@via.com.tw Signed-off-by: Chris Ball <cjb@laptop.org>
Diffstat (limited to 'drivers/video/via/share.h')
-rw-r--r--drivers/video/via/share.h7
1 files changed, 7 insertions, 0 deletions
diff --git a/drivers/video/via/share.h b/drivers/video/via/share.h
index d55aaa7b912c..f974c7333522 100644
--- a/drivers/video/via/share.h
+++ b/drivers/video/via/share.h
@@ -570,6 +570,10 @@
570#define M1200X720_R60_HSP NEGATIVE 570#define M1200X720_R60_HSP NEGATIVE
571#define M1200X720_R60_VSP POSITIVE 571#define M1200X720_R60_VSP POSITIVE
572 572
573/* 1200x900@60 Sync Polarity (DCON) */
574#define M1200X900_R60_HSP NEGATIVE
575#define M1200X900_R60_VSP NEGATIVE
576
573/* 1280x600@60 Sync Polarity (GTF Mode) */ 577/* 1280x600@60 Sync Polarity (GTF Mode) */
574#define M1280x600_R60_HSP NEGATIVE 578#define M1280x600_R60_HSP NEGATIVE
575#define M1280x600_R60_VSP POSITIVE 579#define M1280x600_R60_VSP POSITIVE
@@ -651,6 +655,7 @@
651#define CLK_52_406M 52406000 655#define CLK_52_406M 52406000
652#define CLK_52_977M 52977000 656#define CLK_52_977M 52977000
653#define CLK_56_250M 56250000 657#define CLK_56_250M 56250000
658#define CLK_57_275M 57275000
654#define CLK_60_466M 60466000 659#define CLK_60_466M 60466000
655#define CLK_61_500M 61500000 660#define CLK_61_500M 61500000
656#define CLK_65_000M 65000000 661#define CLK_65_000M 65000000
@@ -939,6 +944,7 @@
939#define VX855_52_406M 0x00580C03 944#define VX855_52_406M 0x00580C03
940#define VX855_52_977M 0x00940C05 945#define VX855_52_977M 0x00940C05
941#define VX855_56_250M 0x009D0C05 946#define VX855_56_250M 0x009D0C05
947#define VX855_57_275M 0x009D8C85 /* Used by XO panel */
942#define VX855_60_466M 0x00A90C05 948#define VX855_60_466M 0x00A90C05
943#define VX855_61_500M 0x00AC0C05 949#define VX855_61_500M 0x00AC0C05
944#define VX855_65_000M 0x006D0C03 950#define VX855_65_000M 0x006D0C03
@@ -1065,6 +1071,7 @@
1065#define RES_1600X1200_60HZ_PIXCLOCK 6172 1071#define RES_1600X1200_60HZ_PIXCLOCK 6172
1066#define RES_1600X1200_75HZ_PIXCLOCK 4938 1072#define RES_1600X1200_75HZ_PIXCLOCK 4938
1067#define RES_1280X720_60HZ_PIXCLOCK 13426 1073#define RES_1280X720_60HZ_PIXCLOCK 13426
1074#define RES_1200X900_60HZ_PIXCLOCK 17459
1068#define RES_1920X1080_60HZ_PIXCLOCK 5787 1075#define RES_1920X1080_60HZ_PIXCLOCK 5787
1069#define RES_1400X1050_60HZ_PIXCLOCK 8214 1076#define RES_1400X1050_60HZ_PIXCLOCK 8214
1070#define RES_1400X1050_75HZ_PIXCLOCK 6410 1077#define RES_1400X1050_75HZ_PIXCLOCK 6410