aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net
diff options
context:
space:
mode:
authorStephen Hemminger <shemminger@osdl.org>2005-05-12 20:14:36 -0400
committerJeff Garzik <jgarzik@pobox.com>2005-05-12 20:14:36 -0400
commitbaef58b1b09ac0e9339e021144b921560482c8bd (patch)
treeb3375c3b188a01734b681fdd4e2aa27cd64ef176 /drivers/net
parent88d7bd8cb9eb8d64bf7997600b0d64f7834047c5 (diff)
[netdrvr] new driver skge, for SysKonnect cards
Diffstat (limited to 'drivers/net')
-rw-r--r--drivers/net/Kconfig12
-rw-r--r--drivers/net/Makefile1
-rw-r--r--drivers/net/skge.c3385
-rw-r--r--drivers/net/skge.h3005
4 files changed, 6403 insertions, 0 deletions
diff --git a/drivers/net/Kconfig b/drivers/net/Kconfig
index 3a0a55b62aaf..959f8ae6e0cf 100644
--- a/drivers/net/Kconfig
+++ b/drivers/net/Kconfig
@@ -1931,6 +1931,18 @@ config R8169_VLAN
1931 1931
1932 If in doubt, say Y. 1932 If in doubt, say Y.
1933 1933
1934config SKGE
1935 tristate "New SysKonnect GigaEthernet support (EXPERIMENTAL)"
1936 depends on PCI && EXPERIMENTAL
1937 select CRC32
1938 ---help---
1939 This driver support the Marvell Yukon or SysKonnect SK-98xx/SK-95xx
1940 and related Gigabit Ethernet adapters. It is a new smaller driver
1941 driver with better performance and more complete ethtool support.
1942
1943 It does not support the link failover and network management
1944 features that "portable" vendor supplied sk98lin driver does.
1945
1934config SK98LIN 1946config SK98LIN
1935 tristate "Marvell Yukon Chipset / SysKonnect SK-98xx Support" 1947 tristate "Marvell Yukon Chipset / SysKonnect SK-98xx Support"
1936 depends on PCI 1948 depends on PCI
diff --git a/drivers/net/Makefile b/drivers/net/Makefile
index 6202b10dbb4d..43c441abeff1 100644
--- a/drivers/net/Makefile
+++ b/drivers/net/Makefile
@@ -52,6 +52,7 @@ obj-$(CONFIG_STNIC) += stnic.o 8390.o
52obj-$(CONFIG_FEALNX) += fealnx.o 52obj-$(CONFIG_FEALNX) += fealnx.o
53obj-$(CONFIG_TIGON3) += tg3.o 53obj-$(CONFIG_TIGON3) += tg3.o
54obj-$(CONFIG_TC35815) += tc35815.o 54obj-$(CONFIG_TC35815) += tc35815.o
55obj-$(CONFIG_SKGE) += skge.o
55obj-$(CONFIG_SK98LIN) += sk98lin/ 56obj-$(CONFIG_SK98LIN) += sk98lin/
56obj-$(CONFIG_SKFP) += skfp/ 57obj-$(CONFIG_SKFP) += skfp/
57obj-$(CONFIG_VIA_RHINE) += via-rhine.o 58obj-$(CONFIG_VIA_RHINE) += via-rhine.o
diff --git a/drivers/net/skge.c b/drivers/net/skge.c
new file mode 100644
index 000000000000..11e158346acb
--- /dev/null
+++ b/drivers/net/skge.c
@@ -0,0 +1,3385 @@
1/*
2 * New driver for Marvell Yukon chipset and SysKonnect Gigabit
3 * Ethernet adapters. Based on earlier sk98lin, e100 and
4 * FreeBSD if_sk drivers.
5 *
6 * This driver intentionally does not support all the features
7 * of the original driver such as link fail-over and link management because
8 * those should be done at higher levels.
9 *
10 * Copyright (C) 2004, Stephen Hemminger <shemminger@osdl.org>
11 *
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
25 */
26
27#include <linux/config.h>
28#include <linux/kernel.h>
29#include <linux/module.h>
30#include <linux/moduleparam.h>
31#include <linux/netdevice.h>
32#include <linux/etherdevice.h>
33#include <linux/ethtool.h>
34#include <linux/pci.h>
35#include <linux/if_vlan.h>
36#include <linux/ip.h>
37#include <linux/delay.h>
38#include <linux/crc32.h>
39#include <asm/irq.h>
40
41#include "skge.h"
42
43#define DRV_NAME "skge"
44#define DRV_VERSION "0.6"
45#define PFX DRV_NAME " "
46
47#define DEFAULT_TX_RING_SIZE 128
48#define DEFAULT_RX_RING_SIZE 512
49#define MAX_TX_RING_SIZE 1024
50#define MAX_RX_RING_SIZE 4096
51#define PHY_RETRIES 1000
52#define ETH_JUMBO_MTU 9000
53#define TX_WATCHDOG (5 * HZ)
54#define NAPI_WEIGHT 64
55#define BLINK_HZ (HZ/4)
56#define LINK_POLL_HZ (HZ/10)
57
58MODULE_DESCRIPTION("SysKonnect Gigabit Ethernet driver");
59MODULE_AUTHOR("Stephen Hemminger <shemminger@osdl.org>");
60MODULE_LICENSE("GPL");
61MODULE_VERSION(DRV_VERSION);
62
63static const u32 default_msg
64 = NETIF_MSG_DRV| NETIF_MSG_PROBE| NETIF_MSG_LINK
65 | NETIF_MSG_IFUP| NETIF_MSG_IFDOWN;
66
67static int debug = -1; /* defaults above */
68module_param(debug, int, 0);
69MODULE_PARM_DESC(debug, "Debug level (0=none,...,16=all)");
70
71static const struct pci_device_id skge_id_table[] = {
72 { PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C940,
73 PCI_ANY_ID, PCI_ANY_ID },
74 { PCI_VENDOR_ID_3COM, PCI_DEVICE_ID_3COM_3C940B,
75 PCI_ANY_ID, PCI_ANY_ID },
76 { PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_GE,
77 PCI_ANY_ID, PCI_ANY_ID },
78 { PCI_VENDOR_ID_SYSKONNECT, PCI_DEVICE_ID_SYSKONNECT_YU,
79 PCI_ANY_ID, PCI_ANY_ID },
80 { PCI_VENDOR_ID_SYSKONNECT, 0x9E00, /* SK-9Exx */
81 PCI_ANY_ID, PCI_ANY_ID },
82 { PCI_VENDOR_ID_DLINK, PCI_DEVICE_ID_DLINK_DGE510T,
83 PCI_ANY_ID, PCI_ANY_ID },
84 { PCI_VENDOR_ID_MARVELL, 0x4320, /* Gigabit Ethernet Controller */
85 PCI_ANY_ID, PCI_ANY_ID },
86 { PCI_VENDOR_ID_MARVELL, 0x5005, /* Marvell (11ab), Belkin */
87 PCI_ANY_ID, PCI_ANY_ID },
88 { PCI_VENDOR_ID_CNET, PCI_DEVICE_ID_CNET_GIGACARD,
89 PCI_ANY_ID, PCI_ANY_ID },
90 { PCI_VENDOR_ID_LINKSYS, PCI_DEVICE_ID_LINKSYS_EG1032,
91 PCI_ANY_ID, PCI_ANY_ID },
92 { PCI_VENDOR_ID_LINKSYS, PCI_DEVICE_ID_LINKSYS_EG1064,
93 PCI_ANY_ID, PCI_ANY_ID },
94 { 0 }
95};
96MODULE_DEVICE_TABLE(pci, skge_id_table);
97
98static int skge_up(struct net_device *dev);
99static int skge_down(struct net_device *dev);
100static void skge_tx_clean(struct skge_port *skge);
101static void skge_xm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val);
102static void skge_gm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val);
103static void genesis_get_stats(struct skge_port *skge, u64 *data);
104static void yukon_get_stats(struct skge_port *skge, u64 *data);
105static void yukon_init(struct skge_hw *hw, int port);
106static void yukon_reset(struct skge_hw *hw, int port);
107static void genesis_mac_init(struct skge_hw *hw, int port);
108static void genesis_reset(struct skge_hw *hw, int port);
109
110static const int txqaddr[] = { Q_XA1, Q_XA2 };
111static const int rxqaddr[] = { Q_R1, Q_R2 };
112static const u32 rxirqmask[] = { IS_R1_F, IS_R2_F };
113static const u32 txirqmask[] = { IS_XA1_F, IS_XA2_F };
114
115/* Don't need to look at whole 16K.
116 * last interesting register is descriptor poll timer.
117 */
118#define SKGE_REGS_LEN (29*128)
119
120static int skge_get_regs_len(struct net_device *dev)
121{
122 return SKGE_REGS_LEN;
123}
124
125/*
126 * Returns copy of control register region
127 * I/O region is divided into banks and certain regions are unreadable
128 */
129static void skge_get_regs(struct net_device *dev, struct ethtool_regs *regs,
130 void *p)
131{
132 const struct skge_port *skge = netdev_priv(dev);
133 unsigned long offs;
134 const void __iomem *io = skge->hw->regs;
135 static const unsigned long bankmap
136 = (1<<0) | (1<<2) | (1<<8) | (1<<9)
137 | (1<<12) | (1<<13) | (1<<14) | (1<<15) | (1<<16)
138 | (1<<17) | (1<<20) | (1<<21) | (1<<22) | (1<<23)
139 | (1<<24) | (1<<25) | (1<<26) | (1<<27) | (1<<28);
140
141 regs->version = 1;
142 for (offs = 0; offs < regs->len; offs += 128) {
143 u32 len = min_t(u32, 128, regs->len - offs);
144
145 if (bankmap & (1<<(offs/128)))
146 memcpy_fromio(p + offs, io + offs, len);
147 else
148 memset(p + offs, 0, len);
149 }
150}
151
152/* Wake on Lan only supported on Yukon chps with rev 1 or above */
153static int wol_supported(const struct skge_hw *hw)
154{
155 return !((hw->chip_id == CHIP_ID_GENESIS ||
156 (hw->chip_id == CHIP_ID_YUKON && chip_rev(hw) == 0)));
157}
158
159static void skge_get_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
160{
161 struct skge_port *skge = netdev_priv(dev);
162
163 wol->supported = wol_supported(skge->hw) ? WAKE_MAGIC : 0;
164 wol->wolopts = skge->wol ? WAKE_MAGIC : 0;
165}
166
167static int skge_set_wol(struct net_device *dev, struct ethtool_wolinfo *wol)
168{
169 struct skge_port *skge = netdev_priv(dev);
170 struct skge_hw *hw = skge->hw;
171
172 if(wol->wolopts != WAKE_MAGIC && wol->wolopts != 0)
173 return -EOPNOTSUPP;
174
175 if (wol->wolopts == WAKE_MAGIC && !wol_supported(hw))
176 return -EOPNOTSUPP;
177
178 skge->wol = wol->wolopts == WAKE_MAGIC;
179
180 if (skge->wol) {
181 memcpy_toio(hw->regs + WOL_MAC_ADDR, dev->dev_addr, ETH_ALEN);
182
183 skge_write16(hw, WOL_CTRL_STAT,
184 WOL_CTL_ENA_PME_ON_MAGIC_PKT |
185 WOL_CTL_ENA_MAGIC_PKT_UNIT);
186 } else
187 skge_write16(hw, WOL_CTRL_STAT, WOL_CTL_DEFAULT);
188
189 return 0;
190}
191
192
193static int skge_get_settings(struct net_device *dev,
194 struct ethtool_cmd *ecmd)
195{
196 struct skge_port *skge = netdev_priv(dev);
197 struct skge_hw *hw = skge->hw;
198
199 ecmd->transceiver = XCVR_INTERNAL;
200
201 if (iscopper(hw)) {
202 if (hw->chip_id == CHIP_ID_GENESIS)
203 ecmd->supported = SUPPORTED_1000baseT_Full
204 | SUPPORTED_1000baseT_Half
205 | SUPPORTED_Autoneg | SUPPORTED_TP;
206 else {
207 ecmd->supported = SUPPORTED_10baseT_Half
208 | SUPPORTED_10baseT_Full
209 | SUPPORTED_100baseT_Half
210 | SUPPORTED_100baseT_Full
211 | SUPPORTED_1000baseT_Half
212 | SUPPORTED_1000baseT_Full
213 | SUPPORTED_Autoneg| SUPPORTED_TP;
214
215 if (hw->chip_id == CHIP_ID_YUKON)
216 ecmd->supported &= ~SUPPORTED_1000baseT_Half;
217
218 else if (hw->chip_id == CHIP_ID_YUKON_FE)
219 ecmd->supported &= ~(SUPPORTED_1000baseT_Half
220 | SUPPORTED_1000baseT_Full);
221 }
222
223 ecmd->port = PORT_TP;
224 ecmd->phy_address = hw->phy_addr;
225 } else {
226 ecmd->supported = SUPPORTED_1000baseT_Full
227 | SUPPORTED_FIBRE
228 | SUPPORTED_Autoneg;
229
230 ecmd->port = PORT_FIBRE;
231 }
232
233 ecmd->advertising = skge->advertising;
234 ecmd->autoneg = skge->autoneg;
235 ecmd->speed = skge->speed;
236 ecmd->duplex = skge->duplex;
237 return 0;
238}
239
240static u32 skge_modes(const struct skge_hw *hw)
241{
242 u32 modes = ADVERTISED_Autoneg
243 | ADVERTISED_1000baseT_Full | ADVERTISED_1000baseT_Half
244 | ADVERTISED_100baseT_Full | ADVERTISED_100baseT_Half
245 | ADVERTISED_10baseT_Full | ADVERTISED_10baseT_Half;
246
247 if (iscopper(hw)) {
248 modes |= ADVERTISED_TP;
249 switch(hw->chip_id) {
250 case CHIP_ID_GENESIS:
251 modes &= ~(ADVERTISED_100baseT_Full
252 | ADVERTISED_100baseT_Half
253 | ADVERTISED_10baseT_Full
254 | ADVERTISED_10baseT_Half);
255 break;
256
257 case CHIP_ID_YUKON:
258 modes &= ~ADVERTISED_1000baseT_Half;
259 break;
260
261 case CHIP_ID_YUKON_FE:
262 modes &= ~(ADVERTISED_1000baseT_Half|ADVERTISED_1000baseT_Full);
263 break;
264 }
265 } else {
266 modes |= ADVERTISED_FIBRE;
267 modes &= ~ADVERTISED_1000baseT_Half;
268 }
269 return modes;
270}
271
272static int skge_set_settings(struct net_device *dev, struct ethtool_cmd *ecmd)
273{
274 struct skge_port *skge = netdev_priv(dev);
275 const struct skge_hw *hw = skge->hw;
276
277 if (ecmd->autoneg == AUTONEG_ENABLE) {
278 if (ecmd->advertising & skge_modes(hw))
279 return -EINVAL;
280 } else {
281 switch(ecmd->speed) {
282 case SPEED_1000:
283 if (hw->chip_id == CHIP_ID_YUKON_FE)
284 return -EINVAL;
285 break;
286 case SPEED_100:
287 case SPEED_10:
288 if (iscopper(hw) || hw->chip_id == CHIP_ID_GENESIS)
289 return -EINVAL;
290 break;
291 default:
292 return -EINVAL;
293 }
294 }
295
296 skge->autoneg = ecmd->autoneg;
297 skge->speed = ecmd->speed;
298 skge->duplex = ecmd->duplex;
299 skge->advertising = ecmd->advertising;
300
301 if (netif_running(dev)) {
302 skge_down(dev);
303 skge_up(dev);
304 }
305 return (0);
306}
307
308static void skge_get_drvinfo(struct net_device *dev,
309 struct ethtool_drvinfo *info)
310{
311 struct skge_port *skge = netdev_priv(dev);
312
313 strcpy(info->driver, DRV_NAME);
314 strcpy(info->version, DRV_VERSION);
315 strcpy(info->fw_version, "N/A");
316 strcpy(info->bus_info, pci_name(skge->hw->pdev));
317}
318
319static const struct skge_stat {
320 char name[ETH_GSTRING_LEN];
321 u16 xmac_offset;
322 u16 gma_offset;
323} skge_stats[] = {
324 { "tx_bytes", XM_TXO_OK_HI, GM_TXO_OK_HI },
325 { "rx_bytes", XM_RXO_OK_HI, GM_RXO_OK_HI },
326
327 { "tx_broadcast", XM_TXF_BC_OK, GM_TXF_BC_OK },
328 { "rx_broadcast", XM_RXF_BC_OK, GM_RXF_BC_OK },
329 { "tx_multicast", XM_TXF_MC_OK, GM_TXF_MC_OK },
330 { "rx_multicast", XM_RXF_MC_OK, GM_RXF_MC_OK },
331 { "tx_unicast", XM_TXF_UC_OK, GM_TXF_UC_OK },
332 { "rx_unicast", XM_RXF_UC_OK, GM_RXF_UC_OK },
333 { "tx_mac_pause", XM_TXF_MPAUSE, GM_TXF_MPAUSE },
334 { "rx_mac_pause", XM_RXF_MPAUSE, GM_RXF_MPAUSE },
335
336 { "collisions", XM_TXF_SNG_COL, GM_TXF_SNG_COL },
337 { "multi_collisions", XM_TXF_MUL_COL, GM_TXF_MUL_COL },
338 { "aborted", XM_TXF_ABO_COL, GM_TXF_ABO_COL },
339 { "late_collision", XM_TXF_LAT_COL, GM_TXF_LAT_COL },
340 { "fifo_underrun", XM_TXE_FIFO_UR, GM_TXE_FIFO_UR },
341 { "fifo_overflow", XM_RXE_FIFO_OV, GM_RXE_FIFO_OV },
342
343 { "rx_toolong", XM_RXF_LNG_ERR, GM_RXF_LNG_ERR },
344 { "rx_jabber", XM_RXF_JAB_PKT, GM_RXF_JAB_PKT },
345 { "rx_runt", XM_RXE_RUNT, GM_RXE_FRAG },
346 { "rx_too_long", XM_RXF_LNG_ERR, GM_RXF_LNG_ERR },
347 { "rx_fcs_error", XM_RXF_FCS_ERR, GM_RXF_FCS_ERR },
348};
349
350static int skge_get_stats_count(struct net_device *dev)
351{
352 return ARRAY_SIZE(skge_stats);
353}
354
355static void skge_get_ethtool_stats(struct net_device *dev,
356 struct ethtool_stats *stats, u64 *data)
357{
358 struct skge_port *skge = netdev_priv(dev);
359
360 if (skge->hw->chip_id == CHIP_ID_GENESIS)
361 genesis_get_stats(skge, data);
362 else
363 yukon_get_stats(skge, data);
364}
365
366/* Use hardware MIB variables for critical path statistics and
367 * transmit feedback not reported at interrupt.
368 * Other errors are accounted for in interrupt handler.
369 */
370static struct net_device_stats *skge_get_stats(struct net_device *dev)
371{
372 struct skge_port *skge = netdev_priv(dev);
373 u64 data[ARRAY_SIZE(skge_stats)];
374
375 if (skge->hw->chip_id == CHIP_ID_GENESIS)
376 genesis_get_stats(skge, data);
377 else
378 yukon_get_stats(skge, data);
379
380 skge->net_stats.tx_bytes = data[0];
381 skge->net_stats.rx_bytes = data[1];
382 skge->net_stats.tx_packets = data[2] + data[4] + data[6];
383 skge->net_stats.rx_packets = data[3] + data[5] + data[7];
384 skge->net_stats.multicast = data[5] + data[7];
385 skge->net_stats.collisions = data[10];
386 skge->net_stats.tx_aborted_errors = data[12];
387
388 return &skge->net_stats;
389}
390
391static void skge_get_strings(struct net_device *dev, u32 stringset, u8 *data)
392{
393 int i;
394
395 switch(stringset) {
396 case ETH_SS_STATS:
397 for (i = 0; i < ARRAY_SIZE(skge_stats); i++)
398 memcpy(data + i * ETH_GSTRING_LEN,
399 skge_stats[i].name, ETH_GSTRING_LEN);
400 break;
401 }
402}
403
404static void skge_get_ring_param(struct net_device *dev,
405 struct ethtool_ringparam *p)
406{
407 struct skge_port *skge = netdev_priv(dev);
408
409 p->rx_max_pending = MAX_RX_RING_SIZE;
410 p->tx_max_pending = MAX_TX_RING_SIZE;
411 p->rx_mini_max_pending = 0;
412 p->rx_jumbo_max_pending = 0;
413
414 p->rx_pending = skge->rx_ring.count;
415 p->tx_pending = skge->tx_ring.count;
416 p->rx_mini_pending = 0;
417 p->rx_jumbo_pending = 0;
418}
419
420static int skge_set_ring_param(struct net_device *dev,
421 struct ethtool_ringparam *p)
422{
423 struct skge_port *skge = netdev_priv(dev);
424
425 if (p->rx_pending == 0 || p->rx_pending > MAX_RX_RING_SIZE ||
426 p->tx_pending == 0 || p->tx_pending > MAX_TX_RING_SIZE)
427 return -EINVAL;
428
429 skge->rx_ring.count = p->rx_pending;
430 skge->tx_ring.count = p->tx_pending;
431
432 if (netif_running(dev)) {
433 skge_down(dev);
434 skge_up(dev);
435 }
436
437 return 0;
438}
439
440static u32 skge_get_msglevel(struct net_device *netdev)
441{
442 struct skge_port *skge = netdev_priv(netdev);
443 return skge->msg_enable;
444}
445
446static void skge_set_msglevel(struct net_device *netdev, u32 value)
447{
448 struct skge_port *skge = netdev_priv(netdev);
449 skge->msg_enable = value;
450}
451
452static int skge_nway_reset(struct net_device *dev)
453{
454 struct skge_port *skge = netdev_priv(dev);
455 struct skge_hw *hw = skge->hw;
456 int port = skge->port;
457
458 if (skge->autoneg != AUTONEG_ENABLE || !netif_running(dev))
459 return -EINVAL;
460
461 spin_lock_bh(&hw->phy_lock);
462 if (hw->chip_id == CHIP_ID_GENESIS) {
463 genesis_reset(hw, port);
464 genesis_mac_init(hw, port);
465 } else {
466 yukon_reset(hw, port);
467 yukon_init(hw, port);
468 }
469 spin_unlock_bh(&hw->phy_lock);
470 return 0;
471}
472
473static int skge_set_sg(struct net_device *dev, u32 data)
474{
475 struct skge_port *skge = netdev_priv(dev);
476 struct skge_hw *hw = skge->hw;
477
478 if (hw->chip_id == CHIP_ID_GENESIS && data)
479 return -EOPNOTSUPP;
480 return ethtool_op_set_sg(dev, data);
481}
482
483static int skge_set_tx_csum(struct net_device *dev, u32 data)
484{
485 struct skge_port *skge = netdev_priv(dev);
486 struct skge_hw *hw = skge->hw;
487
488 if (hw->chip_id == CHIP_ID_GENESIS && data)
489 return -EOPNOTSUPP;
490
491 return ethtool_op_set_tx_csum(dev, data);
492}
493
494static u32 skge_get_rx_csum(struct net_device *dev)
495{
496 struct skge_port *skge = netdev_priv(dev);
497
498 return skge->rx_csum;
499}
500
501/* Only Yukon supports checksum offload. */
502static int skge_set_rx_csum(struct net_device *dev, u32 data)
503{
504 struct skge_port *skge = netdev_priv(dev);
505
506 if (skge->hw->chip_id == CHIP_ID_GENESIS && data)
507 return -EOPNOTSUPP;
508
509 skge->rx_csum = data;
510 return 0;
511}
512
513/* Only Yukon II supports TSO (not implemented yet) */
514static int skge_set_tso(struct net_device *dev, u32 data)
515{
516 if (data)
517 return -EOPNOTSUPP;
518 return 0;
519}
520
521static void skge_get_pauseparam(struct net_device *dev,
522 struct ethtool_pauseparam *ecmd)
523{
524 struct skge_port *skge = netdev_priv(dev);
525
526 ecmd->tx_pause = (skge->flow_control == FLOW_MODE_LOC_SEND)
527 || (skge->flow_control == FLOW_MODE_SYMMETRIC);
528 ecmd->rx_pause = (skge->flow_control == FLOW_MODE_REM_SEND)
529 || (skge->flow_control == FLOW_MODE_SYMMETRIC);
530
531 ecmd->autoneg = skge->autoneg;
532}
533
534static int skge_set_pauseparam(struct net_device *dev,
535 struct ethtool_pauseparam *ecmd)
536{
537 struct skge_port *skge = netdev_priv(dev);
538
539 skge->autoneg = ecmd->autoneg;
540 if (ecmd->rx_pause && ecmd->tx_pause)
541 skge->flow_control = FLOW_MODE_SYMMETRIC;
542 else if(ecmd->rx_pause && !ecmd->tx_pause)
543 skge->flow_control = FLOW_MODE_REM_SEND;
544 else if(!ecmd->rx_pause && ecmd->tx_pause)
545 skge->flow_control = FLOW_MODE_LOC_SEND;
546 else
547 skge->flow_control = FLOW_MODE_NONE;
548
549 if (netif_running(dev)) {
550 skge_down(dev);
551 skge_up(dev);
552 }
553 return 0;
554}
555
556/* Chip internal frequency for clock calculations */
557static inline u32 hwkhz(const struct skge_hw *hw)
558{
559 if (hw->chip_id == CHIP_ID_GENESIS)
560 return 53215; /* or: 53.125 MHz */
561 else if (hw->chip_id == CHIP_ID_YUKON_EC)
562 return 125000; /* or: 125.000 MHz */
563 else
564 return 78215; /* or: 78.125 MHz */
565}
566
567/* Chip hz to microseconds */
568static inline u32 skge_clk2usec(const struct skge_hw *hw, u32 ticks)
569{
570 return (ticks * 1000) / hwkhz(hw);
571}
572
573/* Microseconds to chip hz */
574static inline u32 skge_usecs2clk(const struct skge_hw *hw, u32 usec)
575{
576 return hwkhz(hw) * usec / 1000;
577}
578
579static int skge_get_coalesce(struct net_device *dev,
580 struct ethtool_coalesce *ecmd)
581{
582 struct skge_port *skge = netdev_priv(dev);
583 struct skge_hw *hw = skge->hw;
584 int port = skge->port;
585
586 ecmd->rx_coalesce_usecs = 0;
587 ecmd->tx_coalesce_usecs = 0;
588
589 if (skge_read32(hw, B2_IRQM_CTRL) & TIM_START) {
590 u32 delay = skge_clk2usec(hw, skge_read32(hw, B2_IRQM_INI));
591 u32 msk = skge_read32(hw, B2_IRQM_MSK);
592
593 if (msk & rxirqmask[port])
594 ecmd->rx_coalesce_usecs = delay;
595 if (msk & txirqmask[port])
596 ecmd->tx_coalesce_usecs = delay;
597 }
598
599 return 0;
600}
601
602/* Note: interrupt timer is per board, but can turn on/off per port */
603static int skge_set_coalesce(struct net_device *dev,
604 struct ethtool_coalesce *ecmd)
605{
606 struct skge_port *skge = netdev_priv(dev);
607 struct skge_hw *hw = skge->hw;
608 int port = skge->port;
609 u32 msk = skge_read32(hw, B2_IRQM_MSK);
610 u32 delay = 25;
611
612 if (ecmd->rx_coalesce_usecs == 0)
613 msk &= ~rxirqmask[port];
614 else if (ecmd->rx_coalesce_usecs < 25 ||
615 ecmd->rx_coalesce_usecs > 33333)
616 return -EINVAL;
617 else {
618 msk |= rxirqmask[port];
619 delay = ecmd->rx_coalesce_usecs;
620 }
621
622 if (ecmd->tx_coalesce_usecs == 0)
623 msk &= ~txirqmask[port];
624 else if (ecmd->tx_coalesce_usecs < 25 ||
625 ecmd->tx_coalesce_usecs > 33333)
626 return -EINVAL;
627 else {
628 msk |= txirqmask[port];
629 delay = min(delay, ecmd->rx_coalesce_usecs);
630 }
631
632 skge_write32(hw, B2_IRQM_MSK, msk);
633 if (msk == 0)
634 skge_write32(hw, B2_IRQM_CTRL, TIM_STOP);
635 else {
636 skge_write32(hw, B2_IRQM_INI, skge_usecs2clk(hw, delay));
637 skge_write32(hw, B2_IRQM_CTRL, TIM_START);
638 }
639 return 0;
640}
641
642static void skge_led_on(struct skge_hw *hw, int port)
643{
644 if (hw->chip_id == CHIP_ID_GENESIS) {
645 skge_write8(hw, SKGEMAC_REG(port, LNK_LED_REG), LINKLED_ON);
646 skge_write8(hw, B0_LED, LED_STAT_ON);
647
648 skge_write8(hw, SKGEMAC_REG(port, RX_LED_TST), LED_T_ON);
649 skge_write32(hw, SKGEMAC_REG(port, RX_LED_VAL), 100);
650 skge_write8(hw, SKGEMAC_REG(port, RX_LED_CTRL), LED_START);
651
652 switch (hw->phy_type) {
653 case SK_PHY_BCOM:
654 skge_xm_phy_write(hw, port, PHY_BCOM_P_EXT_CTRL,
655 PHY_B_PEC_LED_ON);
656 break;
657 case SK_PHY_LONE:
658 skge_xm_phy_write(hw, port, PHY_LONE_LED_CFG,
659 0x0800);
660 break;
661 default:
662 skge_write8(hw, SKGEMAC_REG(port, TX_LED_TST), LED_T_ON);
663 skge_write32(hw, SKGEMAC_REG(port, TX_LED_VAL), 100);
664 skge_write8(hw, SKGEMAC_REG(port, TX_LED_CTRL), LED_START);
665 }
666 } else {
667 skge_gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
668 skge_gm_phy_write(hw, port, PHY_MARV_LED_OVER,
669 PHY_M_LED_MO_DUP(MO_LED_ON) |
670 PHY_M_LED_MO_10(MO_LED_ON) |
671 PHY_M_LED_MO_100(MO_LED_ON) |
672 PHY_M_LED_MO_1000(MO_LED_ON) |
673 PHY_M_LED_MO_RX(MO_LED_ON));
674 }
675}
676
677static void skge_led_off(struct skge_hw *hw, int port)
678{
679 if (hw->chip_id == CHIP_ID_GENESIS) {
680 skge_write8(hw, SKGEMAC_REG(port, LNK_LED_REG), LINKLED_OFF);
681 skge_write8(hw, B0_LED, LED_STAT_OFF);
682
683 skge_write32(hw, SKGEMAC_REG(port, RX_LED_VAL), 0);
684 skge_write8(hw, SKGEMAC_REG(port, RX_LED_CTRL), LED_T_OFF);
685
686 switch (hw->phy_type) {
687 case SK_PHY_BCOM:
688 skge_xm_phy_write(hw, port, PHY_BCOM_P_EXT_CTRL,
689 PHY_B_PEC_LED_OFF);
690 break;
691 case SK_PHY_LONE:
692 skge_xm_phy_write(hw, port, PHY_LONE_LED_CFG,
693 PHY_L_LC_LEDT);
694 break;
695 default:
696 skge_write32(hw, SKGEMAC_REG(port, TX_LED_VAL), 0);
697 skge_write8(hw, SKGEMAC_REG(port, TX_LED_CTRL), LED_T_OFF);
698 }
699 } else {
700 skge_gm_phy_write(hw, port, PHY_MARV_LED_CTRL, 0);
701 skge_gm_phy_write(hw, port, PHY_MARV_LED_OVER,
702 PHY_M_LED_MO_DUP(MO_LED_OFF) |
703 PHY_M_LED_MO_10(MO_LED_OFF) |
704 PHY_M_LED_MO_100(MO_LED_OFF) |
705 PHY_M_LED_MO_1000(MO_LED_OFF) |
706 PHY_M_LED_MO_RX(MO_LED_OFF));
707 }
708}
709
710static void skge_blink_timer(unsigned long data)
711{
712 struct skge_port *skge = (struct skge_port *) data;
713 struct skge_hw *hw = skge->hw;
714 unsigned long flags;
715
716 spin_lock_irqsave(&hw->phy_lock, flags);
717 if (skge->blink_on)
718 skge_led_on(hw, skge->port);
719 else
720 skge_led_off(hw, skge->port);
721 spin_unlock_irqrestore(&hw->phy_lock, flags);
722
723 skge->blink_on = !skge->blink_on;
724 mod_timer(&skge->led_blink, jiffies + BLINK_HZ);
725}
726
727/* blink LED's for finding board */
728static int skge_phys_id(struct net_device *dev, u32 data)
729{
730 struct skge_port *skge = netdev_priv(dev);
731
732 if(!data || data > (u32)(MAX_SCHEDULE_TIMEOUT / HZ))
733 data = (u32)(MAX_SCHEDULE_TIMEOUT / HZ);
734
735 /* start blinking */
736 skge->blink_on = 1;
737 mod_timer(&skge->led_blink, jiffies+1);
738
739 msleep_interruptible(data * 1000);
740 del_timer_sync(&skge->led_blink);
741
742 skge_led_off(skge->hw, skge->port);
743
744 return 0;
745}
746
747static struct ethtool_ops skge_ethtool_ops = {
748 .get_settings = skge_get_settings,
749 .set_settings = skge_set_settings,
750 .get_drvinfo = skge_get_drvinfo,
751 .get_regs_len = skge_get_regs_len,
752 .get_regs = skge_get_regs,
753 .get_wol = skge_get_wol,
754 .set_wol = skge_set_wol,
755 .get_msglevel = skge_get_msglevel,
756 .set_msglevel = skge_set_msglevel,
757 .nway_reset = skge_nway_reset,
758 .get_link = ethtool_op_get_link,
759 .get_ringparam = skge_get_ring_param,
760 .set_ringparam = skge_set_ring_param,
761 .get_pauseparam = skge_get_pauseparam,
762 .set_pauseparam = skge_set_pauseparam,
763 .get_coalesce = skge_get_coalesce,
764 .set_coalesce = skge_set_coalesce,
765 .get_tso = ethtool_op_get_tso,
766 .set_tso = skge_set_tso,
767 .get_sg = ethtool_op_get_sg,
768 .set_sg = skge_set_sg,
769 .get_tx_csum = ethtool_op_get_tx_csum,
770 .set_tx_csum = skge_set_tx_csum,
771 .get_rx_csum = skge_get_rx_csum,
772 .set_rx_csum = skge_set_rx_csum,
773 .get_strings = skge_get_strings,
774 .phys_id = skge_phys_id,
775 .get_stats_count = skge_get_stats_count,
776 .get_ethtool_stats = skge_get_ethtool_stats,
777};
778
779/*
780 * Allocate ring elements and chain them together
781 * One-to-one association of board descriptors with ring elements
782 */
783static int skge_ring_alloc(struct skge_ring *ring, void *vaddr, u64 base)
784{
785 struct skge_tx_desc *d;
786 struct skge_element *e;
787 int i;
788
789 ring->start = kmalloc(sizeof(*e)*ring->count, GFP_KERNEL);
790 if (!ring->start)
791 return -ENOMEM;
792
793 for (i = 0, e = ring->start, d = vaddr; i < ring->count; i++, e++, d++) {
794 e->desc = d;
795 if (i == ring->count - 1) {
796 e->next = ring->start;
797 d->next_offset = base;
798 } else {
799 e->next = e + 1;
800 d->next_offset = base + (i+1) * sizeof(*d);
801 }
802 }
803 ring->to_use = ring->to_clean = ring->start;
804
805 return 0;
806}
807
808/* Setup buffer for receiving */
809static inline int skge_rx_alloc(struct skge_port *skge,
810 struct skge_element *e)
811{
812 unsigned long bufsize = skge->netdev->mtu + ETH_HLEN; /* VLAN? */
813 struct skge_rx_desc *rd = e->desc;
814 struct sk_buff *skb;
815 u64 map;
816
817 skb = dev_alloc_skb(bufsize + NET_IP_ALIGN);
818 if (unlikely(!skb)) {
819 printk(KERN_DEBUG PFX "%s: out of memory for receive\n",
820 skge->netdev->name);
821 return -ENOMEM;
822 }
823
824 skb->dev = skge->netdev;
825 skb_reserve(skb, NET_IP_ALIGN);
826
827 map = pci_map_single(skge->hw->pdev, skb->data, bufsize,
828 PCI_DMA_FROMDEVICE);
829
830 rd->dma_lo = map;
831 rd->dma_hi = map >> 32;
832 e->skb = skb;
833 rd->csum1_start = ETH_HLEN;
834 rd->csum2_start = ETH_HLEN;
835 rd->csum1 = 0;
836 rd->csum2 = 0;
837
838 wmb();
839
840 rd->control = BMU_OWN | BMU_STF | BMU_IRQ_EOF | BMU_TCP_CHECK | bufsize;
841 pci_unmap_addr_set(e, mapaddr, map);
842 pci_unmap_len_set(e, maplen, bufsize);
843 return 0;
844}
845
846/* Free all unused buffers in receive ring, assumes receiver stopped */
847static void skge_rx_clean(struct skge_port *skge)
848{
849 struct skge_hw *hw = skge->hw;
850 struct skge_ring *ring = &skge->rx_ring;
851 struct skge_element *e;
852
853 for (e = ring->to_clean; e != ring->to_use; e = e->next) {
854 struct skge_rx_desc *rd = e->desc;
855 rd->control = 0;
856
857 pci_unmap_single(hw->pdev,
858 pci_unmap_addr(e, mapaddr),
859 pci_unmap_len(e, maplen),
860 PCI_DMA_FROMDEVICE);
861 dev_kfree_skb(e->skb);
862 e->skb = NULL;
863 }
864 ring->to_clean = e;
865}
866
867/* Allocate buffers for receive ring
868 * For receive: to_use is refill location
869 * to_clean is next received frame.
870 *
871 * if (to_use == to_clean)
872 * then ring all frames in ring need buffers
873 * if (to_use->next == to_clean)
874 * then ring all frames in ring have buffers
875 */
876static int skge_rx_fill(struct skge_port *skge)
877{
878 struct skge_ring *ring = &skge->rx_ring;
879 struct skge_element *e;
880 int ret = 0;
881
882 for (e = ring->to_use; e->next != ring->to_clean; e = e->next) {
883 if (skge_rx_alloc(skge, e)) {
884 ret = 1;
885 break;
886 }
887
888 }
889 ring->to_use = e;
890
891 return ret;
892}
893
894static void skge_link_up(struct skge_port *skge)
895{
896 netif_carrier_on(skge->netdev);
897 if (skge->tx_avail > MAX_SKB_FRAGS + 1)
898 netif_wake_queue(skge->netdev);
899
900 if (netif_msg_link(skge))
901 printk(KERN_INFO PFX
902 "%s: Link is up at %d Mbps, %s duplex, flow control %s\n",
903 skge->netdev->name, skge->speed,
904 skge->duplex == DUPLEX_FULL ? "full" : "half",
905 (skge->flow_control == FLOW_MODE_NONE) ? "none" :
906 (skge->flow_control == FLOW_MODE_LOC_SEND) ? "tx only" :
907 (skge->flow_control == FLOW_MODE_REM_SEND) ? "rx only" :
908 (skge->flow_control == FLOW_MODE_SYMMETRIC) ? "tx and rx" :
909 "unknown");
910}
911
912static void skge_link_down(struct skge_port *skge)
913{
914 netif_carrier_off(skge->netdev);
915 netif_stop_queue(skge->netdev);
916
917 if (netif_msg_link(skge))
918 printk(KERN_INFO PFX "%s: Link is down.\n", skge->netdev->name);
919}
920
921static u16 skge_xm_phy_read(struct skge_hw *hw, int port, u16 reg)
922{
923 int i;
924 u16 v;
925
926 skge_xm_write16(hw, port, XM_PHY_ADDR, reg | hw->phy_addr);
927 v = skge_xm_read16(hw, port, XM_PHY_DATA);
928 if (hw->phy_type != SK_PHY_XMAC) {
929 for (i = 0; i < PHY_RETRIES; i++) {
930 udelay(1);
931 if (skge_xm_read16(hw, port, XM_MMU_CMD)
932 & XM_MMU_PHY_RDY)
933 goto ready;
934 }
935
936 printk(KERN_WARNING PFX "%s: phy read timed out\n",
937 hw->dev[port]->name);
938 return 0;
939 ready:
940 v = skge_xm_read16(hw, port, XM_PHY_DATA);
941 }
942
943 return v;
944}
945
946static void skge_xm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val)
947{
948 int i;
949
950 skge_xm_write16(hw, port, XM_PHY_ADDR, reg | hw->phy_addr);
951 for (i = 0; i < PHY_RETRIES; i++) {
952 if (!(skge_xm_read16(hw, port, XM_MMU_CMD) & XM_MMU_PHY_BUSY))
953 goto ready;
954 cpu_relax();
955 }
956 printk(KERN_WARNING PFX "%s: phy write failed to come ready\n",
957 hw->dev[port]->name);
958
959
960 ready:
961 skge_xm_write16(hw, port, XM_PHY_DATA, val);
962 for (i = 0; i < PHY_RETRIES; i++) {
963 udelay(1);
964 if (!(skge_xm_read16(hw, port, XM_MMU_CMD) & XM_MMU_PHY_BUSY))
965 return;
966 }
967 printk(KERN_WARNING PFX "%s: phy write timed out\n",
968 hw->dev[port]->name);
969}
970
971static void genesis_init(struct skge_hw *hw)
972{
973 /* set blink source counter */
974 skge_write32(hw, B2_BSC_INI, (SK_BLK_DUR * SK_FACT_53) / 100);
975 skge_write8(hw, B2_BSC_CTRL, BSC_START);
976
977 /* configure mac arbiter */
978 skge_write16(hw, B3_MA_TO_CTRL, MA_RST_CLR);
979
980 /* configure mac arbiter timeout values */
981 skge_write8(hw, B3_MA_TOINI_RX1, SK_MAC_TO_53);
982 skge_write8(hw, B3_MA_TOINI_RX2, SK_MAC_TO_53);
983 skge_write8(hw, B3_MA_TOINI_TX1, SK_MAC_TO_53);
984 skge_write8(hw, B3_MA_TOINI_TX2, SK_MAC_TO_53);
985
986 skge_write8(hw, B3_MA_RCINI_RX1, 0);
987 skge_write8(hw, B3_MA_RCINI_RX2, 0);
988 skge_write8(hw, B3_MA_RCINI_TX1, 0);
989 skge_write8(hw, B3_MA_RCINI_TX2, 0);
990
991 /* configure packet arbiter timeout */
992 skge_write16(hw, B3_PA_CTRL, PA_RST_CLR);
993 skge_write16(hw, B3_PA_TOINI_RX1, SK_PKT_TO_MAX);
994 skge_write16(hw, B3_PA_TOINI_TX1, SK_PKT_TO_MAX);
995 skge_write16(hw, B3_PA_TOINI_RX2, SK_PKT_TO_MAX);
996 skge_write16(hw, B3_PA_TOINI_TX2, SK_PKT_TO_MAX);
997}
998
999static void genesis_reset(struct skge_hw *hw, int port)
1000{
1001 int i;
1002 u64 zero = 0;
1003
1004 /* reset the statistics module */
1005 skge_xm_write32(hw, port, XM_GP_PORT, XM_GP_RES_STAT);
1006 skge_xm_write16(hw, port, XM_IMSK, 0xffff); /* disable XMAC IRQs */
1007 skge_xm_write32(hw, port, XM_MODE, 0); /* clear Mode Reg */
1008 skge_xm_write16(hw, port, XM_TX_CMD, 0); /* reset TX CMD Reg */
1009 skge_xm_write16(hw, port, XM_RX_CMD, 0); /* reset RX CMD Reg */
1010
1011 /* disable all PHY IRQs */
1012 if (hw->phy_type == SK_PHY_BCOM)
1013 skge_xm_write16(hw, port, PHY_BCOM_INT_MASK, 0xffff);
1014
1015 skge_xm_outhash(hw, port, XM_HSM, (u8 *) &zero);
1016 for (i = 0; i < 15; i++)
1017 skge_xm_outaddr(hw, port, XM_EXM(i), (u8 *) &zero);
1018 skge_xm_outhash(hw, port, XM_SRC_CHK, (u8 *) &zero);
1019}
1020
1021
1022static void genesis_mac_init(struct skge_hw *hw, int port)
1023{
1024 struct skge_port *skge = netdev_priv(hw->dev[port]);
1025 int i;
1026 u32 r;
1027 u16 id1;
1028 u16 ctrl1, ctrl2, ctrl3, ctrl4, ctrl5;
1029
1030 /* magic workaround patterns for Broadcom */
1031 static const struct {
1032 u16 reg;
1033 u16 val;
1034 } A1hack[] = {
1035 { 0x18, 0x0c20 }, { 0x17, 0x0012 }, { 0x15, 0x1104 },
1036 { 0x17, 0x0013 }, { 0x15, 0x0404 }, { 0x17, 0x8006 },
1037 { 0x15, 0x0132 }, { 0x17, 0x8006 }, { 0x15, 0x0232 },
1038 { 0x17, 0x800D }, { 0x15, 0x000F }, { 0x18, 0x0420 },
1039 }, C0hack[] = {
1040 { 0x18, 0x0c20 }, { 0x17, 0x0012 }, { 0x15, 0x1204 },
1041 { 0x17, 0x0013 }, { 0x15, 0x0A04 }, { 0x18, 0x0420 },
1042 };
1043
1044
1045 /* initialize Rx, Tx and Link LED */
1046 skge_write8(hw, SKGEMAC_REG(port, LNK_LED_REG), LINKLED_ON);
1047 skge_write8(hw, SKGEMAC_REG(port, LNK_LED_REG), LINKLED_LINKSYNC_ON);
1048
1049 skge_write8(hw, SKGEMAC_REG(port, RX_LED_CTRL), LED_START);
1050 skge_write8(hw, SKGEMAC_REG(port, TX_LED_CTRL), LED_START);
1051
1052 /* Unreset the XMAC. */
1053 skge_write16(hw, SKGEMAC_REG(port, TX_MFF_CTRL1), MFF_CLR_MAC_RST);
1054
1055 /*
1056 * Perform additional initialization for external PHYs,
1057 * namely for the 1000baseTX cards that use the XMAC's
1058 * GMII mode.
1059 */
1060 spin_lock_bh(&hw->phy_lock);
1061 if (hw->phy_type != SK_PHY_XMAC) {
1062 /* Take PHY out of reset. */
1063 r = skge_read32(hw, B2_GP_IO);
1064 if (port == 0)
1065 r |= GP_DIR_0|GP_IO_0;
1066 else
1067 r |= GP_DIR_2|GP_IO_2;
1068
1069 skge_write32(hw, B2_GP_IO, r);
1070 skge_read32(hw, B2_GP_IO);
1071
1072 /* Enable GMII mode on the XMAC. */
1073 skge_xm_write16(hw, port, XM_HW_CFG, XM_HW_GMII_MD);
1074
1075 id1 = skge_xm_phy_read(hw, port, PHY_XMAC_ID1);
1076
1077 /* Optimize MDIO transfer by suppressing preamble. */
1078 skge_xm_write16(hw, port, XM_MMU_CMD,
1079 skge_xm_read16(hw, port, XM_MMU_CMD)
1080 | XM_MMU_NO_PRE);
1081
1082 if (id1 == PHY_BCOM_ID1_C0) {
1083 /*
1084 * Workaround BCOM Errata for the C0 type.
1085 * Write magic patterns to reserved registers.
1086 */
1087 for (i = 0; i < ARRAY_SIZE(C0hack); i++)
1088 skge_xm_phy_write(hw, port,
1089 C0hack[i].reg, C0hack[i].val);
1090
1091 } else if (id1 == PHY_BCOM_ID1_A1) {
1092 /*
1093 * Workaround BCOM Errata for the A1 type.
1094 * Write magic patterns to reserved registers.
1095 */
1096 for (i = 0; i < ARRAY_SIZE(A1hack); i++)
1097 skge_xm_phy_write(hw, port,
1098 A1hack[i].reg, A1hack[i].val);
1099 }
1100
1101 /*
1102 * Workaround BCOM Errata (#10523) for all BCom PHYs.
1103 * Disable Power Management after reset.
1104 */
1105 r = skge_xm_phy_read(hw, port, PHY_BCOM_AUX_CTRL);
1106 skge_xm_phy_write(hw, port, PHY_BCOM_AUX_CTRL, r | PHY_B_AC_DIS_PM);
1107 }
1108
1109 /* Dummy read */
1110 skge_xm_read16(hw, port, XM_ISRC);
1111
1112 r = skge_xm_read32(hw, port, XM_MODE);
1113 skge_xm_write32(hw, port, XM_MODE, r|XM_MD_CSA);
1114
1115 /* We don't need the FCS appended to the packet. */
1116 r = skge_xm_read16(hw, port, XM_RX_CMD);
1117 skge_xm_write16(hw, port, XM_RX_CMD, r | XM_RX_STRIP_FCS);
1118
1119 /* We want short frames padded to 60 bytes. */
1120 r = skge_xm_read16(hw, port, XM_TX_CMD);
1121 skge_xm_write16(hw, port, XM_TX_CMD, r | XM_TX_AUTO_PAD);
1122
1123 /*
1124 * Enable the reception of all error frames. This is is
1125 * a necessary evil due to the design of the XMAC. The
1126 * XMAC's receive FIFO is only 8K in size, however jumbo
1127 * frames can be up to 9000 bytes in length. When bad
1128 * frame filtering is enabled, the XMAC's RX FIFO operates
1129 * in 'store and forward' mode. For this to work, the
1130 * entire frame has to fit into the FIFO, but that means
1131 * that jumbo frames larger than 8192 bytes will be
1132 * truncated. Disabling all bad frame filtering causes
1133 * the RX FIFO to operate in streaming mode, in which
1134 * case the XMAC will start transfering frames out of the
1135 * RX FIFO as soon as the FIFO threshold is reached.
1136 */
1137 r = skge_xm_read32(hw, port, XM_MODE);
1138 skge_xm_write32(hw, port, XM_MODE,
1139 XM_MD_RX_CRCE|XM_MD_RX_LONG|XM_MD_RX_RUNT|
1140 XM_MD_RX_ERR|XM_MD_RX_IRLE);
1141
1142 skge_xm_outaddr(hw, port, XM_SA, hw->dev[port]->dev_addr);
1143 skge_xm_outaddr(hw, port, XM_EXM(0), hw->dev[port]->dev_addr);
1144
1145 /*
1146 * Bump up the transmit threshold. This helps hold off transmit
1147 * underruns when we're blasting traffic from both ports at once.
1148 */
1149 skge_xm_write16(hw, port, XM_TX_THR, 512);
1150
1151 /* Configure MAC arbiter */
1152 skge_write16(hw, B3_MA_TO_CTRL, MA_RST_CLR);
1153
1154 /* configure timeout values */
1155 skge_write8(hw, B3_MA_TOINI_RX1, 72);
1156 skge_write8(hw, B3_MA_TOINI_RX2, 72);
1157 skge_write8(hw, B3_MA_TOINI_TX1, 72);
1158 skge_write8(hw, B3_MA_TOINI_TX2, 72);
1159
1160 skge_write8(hw, B3_MA_RCINI_RX1, 0);
1161 skge_write8(hw, B3_MA_RCINI_RX2, 0);
1162 skge_write8(hw, B3_MA_RCINI_TX1, 0);
1163 skge_write8(hw, B3_MA_RCINI_TX2, 0);
1164
1165 /* Configure Rx MAC FIFO */
1166 skge_write8(hw, SKGEMAC_REG(port, RX_MFF_CTRL2), MFF_RST_CLR);
1167 skge_write16(hw, SKGEMAC_REG(port, RX_MFF_CTRL1), MFF_ENA_TIM_PAT);
1168 skge_write8(hw, SKGEMAC_REG(port, RX_MFF_CTRL2), MFF_ENA_OP_MD);
1169
1170 /* Configure Tx MAC FIFO */
1171 skge_write8(hw, SKGEMAC_REG(port, TX_MFF_CTRL2), MFF_RST_CLR);
1172 skge_write16(hw, SKGEMAC_REG(port, TX_MFF_CTRL1), MFF_TX_CTRL_DEF);
1173 skge_write8(hw, SKGEMAC_REG(port, TX_MFF_CTRL2), MFF_ENA_OP_MD);
1174
1175 if (hw->dev[port]->mtu > ETH_DATA_LEN) {
1176 /* Enable frame flushing if jumbo frames used */
1177 skge_write16(hw, SKGEMAC_REG(port,RX_MFF_CTRL1), MFF_ENA_FLUSH);
1178 } else {
1179 /* enable timeout timers if normal frames */
1180 skge_write16(hw, B3_PA_CTRL,
1181 port == 0 ? PA_ENA_TO_TX1 : PA_ENA_TO_TX2);
1182 }
1183
1184
1185 r = skge_xm_read16(hw, port, XM_RX_CMD);
1186 if (hw->dev[port]->mtu > ETH_DATA_LEN)
1187 skge_xm_write16(hw, port, XM_RX_CMD, r | XM_RX_BIG_PK_OK);
1188 else
1189 skge_xm_write16(hw, port, XM_RX_CMD, r & ~(XM_RX_BIG_PK_OK));
1190
1191 switch (hw->phy_type) {
1192 case SK_PHY_XMAC:
1193 if (skge->autoneg == AUTONEG_ENABLE) {
1194 ctrl1 = PHY_X_AN_FD | PHY_X_AN_HD;
1195
1196 switch (skge->flow_control) {
1197 case FLOW_MODE_NONE:
1198 ctrl1 |= PHY_X_P_NO_PAUSE;
1199 break;
1200 case FLOW_MODE_LOC_SEND:
1201 ctrl1 |= PHY_X_P_ASYM_MD;
1202 break;
1203 case FLOW_MODE_SYMMETRIC:
1204 ctrl1 |= PHY_X_P_SYM_MD;
1205 break;
1206 case FLOW_MODE_REM_SEND:
1207 ctrl1 |= PHY_X_P_BOTH_MD;
1208 break;
1209 }
1210
1211 skge_xm_phy_write(hw, port, PHY_XMAC_AUNE_ADV, ctrl1);
1212 ctrl2 = PHY_CT_ANE | PHY_CT_RE_CFG;
1213 } else {
1214 ctrl2 = 0;
1215 if (skge->duplex == DUPLEX_FULL)
1216 ctrl2 |= PHY_CT_DUP_MD;
1217 }
1218
1219 skge_xm_phy_write(hw, port, PHY_XMAC_CTRL, ctrl2);
1220 break;
1221
1222 case SK_PHY_BCOM:
1223 ctrl1 = PHY_CT_SP1000;
1224 ctrl2 = 0;
1225 ctrl3 = PHY_SEL_TYPE;
1226 ctrl4 = PHY_B_PEC_EN_LTR;
1227 ctrl5 = PHY_B_AC_TX_TST;
1228
1229 if (skge->autoneg == AUTONEG_ENABLE) {
1230 /*
1231 * Workaround BCOM Errata #1 for the C5 type.
1232 * 1000Base-T Link Acquisition Failure in Slave Mode
1233 * Set Repeater/DTE bit 10 of the 1000Base-T Control Register
1234 */
1235 ctrl2 |= PHY_B_1000C_RD;
1236 if (skge->advertising & ADVERTISED_1000baseT_Half)
1237 ctrl2 |= PHY_B_1000C_AHD;
1238 if (skge->advertising & ADVERTISED_1000baseT_Full)
1239 ctrl2 |= PHY_B_1000C_AFD;
1240
1241 /* Set Flow-control capabilities */
1242 switch (skge->flow_control) {
1243 case FLOW_MODE_NONE:
1244 ctrl3 |= PHY_B_P_NO_PAUSE;
1245 break;
1246 case FLOW_MODE_LOC_SEND:
1247 ctrl3 |= PHY_B_P_ASYM_MD;
1248 break;
1249 case FLOW_MODE_SYMMETRIC:
1250 ctrl3 |= PHY_B_P_SYM_MD;
1251 break;
1252 case FLOW_MODE_REM_SEND:
1253 ctrl3 |= PHY_B_P_BOTH_MD;
1254 break;
1255 }
1256
1257 /* Restart Auto-negotiation */
1258 ctrl1 |= PHY_CT_ANE | PHY_CT_RE_CFG;
1259 } else {
1260 if (skge->duplex == DUPLEX_FULL)
1261 ctrl1 |= PHY_CT_DUP_MD;
1262
1263 ctrl2 |= PHY_B_1000C_MSE; /* set it to Slave */
1264 }
1265
1266 skge_xm_phy_write(hw, port, PHY_BCOM_1000T_CTRL, ctrl2);
1267 skge_xm_phy_write(hw, port, PHY_BCOM_AUNE_ADV, ctrl3);
1268
1269 if (skge->netdev->mtu > ETH_DATA_LEN) {
1270 ctrl4 |= PHY_B_PEC_HIGH_LA;
1271 ctrl5 |= PHY_B_AC_LONG_PACK;
1272
1273 skge_xm_phy_write(hw, port,PHY_BCOM_AUX_CTRL, ctrl5);
1274 }
1275
1276 skge_xm_phy_write(hw, port, PHY_BCOM_P_EXT_CTRL, ctrl4);
1277 skge_xm_phy_write(hw, port, PHY_BCOM_CTRL, ctrl1);
1278 break;
1279 }
1280 spin_unlock_bh(&hw->phy_lock);
1281
1282 /* Clear MIB counters */
1283 skge_xm_write16(hw, port, XM_STAT_CMD,
1284 XM_SC_CLR_RXC | XM_SC_CLR_TXC);
1285 /* Clear two times according to Errata #3 */
1286 skge_xm_write16(hw, port, XM_STAT_CMD,
1287 XM_SC_CLR_RXC | XM_SC_CLR_TXC);
1288
1289 /* Start polling for link status */
1290 mod_timer(&skge->link_check, jiffies + LINK_POLL_HZ);
1291}
1292
1293static void genesis_stop(struct skge_port *skge)
1294{
1295 struct skge_hw *hw = skge->hw;
1296 int port = skge->port;
1297
1298 /* Clear Tx packet arbiter timeout IRQ */
1299 skge_write16(hw, B3_PA_CTRL,
1300 port == 0 ? PA_CLR_TO_TX1 : PA_CLR_TO_TX2);
1301
1302 /*
1303 * If the transfer stucks at the MAC the STOP command will not
1304 * terminate if we don't flush the XMAC's transmit FIFO !
1305 */
1306 skge_xm_write32(hw, port, XM_MODE,
1307 skge_xm_read32(hw, port, XM_MODE)|XM_MD_FTF);
1308
1309
1310 /* Reset the MAC */
1311 skge_write16(hw, SKGEMAC_REG(port, TX_MFF_CTRL1), MFF_SET_MAC_RST);
1312
1313 /* For external PHYs there must be special handling */
1314 if (hw->phy_type != SK_PHY_XMAC) {
1315 u32 reg = skge_read32(hw, B2_GP_IO);
1316
1317 if (port == 0) {
1318 reg |= GP_DIR_0;
1319 reg &= ~GP_IO_0;
1320 } else {
1321 reg |= GP_DIR_2;
1322 reg &= ~GP_IO_2;
1323 }
1324 skge_write32(hw, B2_GP_IO, reg);
1325 skge_read32(hw, B2_GP_IO);
1326 }
1327
1328 skge_xm_write16(hw, port, XM_MMU_CMD,
1329 skge_xm_read16(hw, port, XM_MMU_CMD)
1330 & ~(XM_MMU_ENA_RX | XM_MMU_ENA_TX));
1331
1332 skge_xm_read16(hw, port, XM_MMU_CMD);
1333}
1334
1335
1336static void genesis_get_stats(struct skge_port *skge, u64 *data)
1337{
1338 struct skge_hw *hw = skge->hw;
1339 int port = skge->port;
1340 int i;
1341 unsigned long timeout = jiffies + HZ;
1342
1343 skge_xm_write16(hw, port,
1344 XM_STAT_CMD, XM_SC_SNP_TXC | XM_SC_SNP_RXC);
1345
1346 /* wait for update to complete */
1347 while (skge_xm_read16(hw, port, XM_STAT_CMD)
1348 & (XM_SC_SNP_TXC | XM_SC_SNP_RXC)) {
1349 if (time_after(jiffies, timeout))
1350 break;
1351 udelay(10);
1352 }
1353
1354 /* special case for 64 bit octet counter */
1355 data[0] = (u64) skge_xm_read32(hw, port, XM_TXO_OK_HI) << 32
1356 | skge_xm_read32(hw, port, XM_TXO_OK_LO);
1357 data[1] = (u64) skge_xm_read32(hw, port, XM_RXO_OK_HI) << 32
1358 | skge_xm_read32(hw, port, XM_RXO_OK_LO);
1359
1360 for (i = 2; i < ARRAY_SIZE(skge_stats); i++)
1361 data[i] = skge_xm_read32(hw, port, skge_stats[i].xmac_offset);
1362}
1363
1364static void genesis_mac_intr(struct skge_hw *hw, int port)
1365{
1366 struct skge_port *skge = netdev_priv(hw->dev[port]);
1367 u16 status = skge_xm_read16(hw, port, XM_ISRC);
1368
1369 pr_debug("genesis_intr status %x\n", status);
1370 if (hw->phy_type == SK_PHY_XMAC) {
1371 /* LInk down, start polling for state change */
1372 if (status & XM_IS_INP_ASS) {
1373 skge_xm_write16(hw, port, XM_IMSK,
1374 skge_xm_read16(hw, port, XM_IMSK) | XM_IS_INP_ASS);
1375 mod_timer(&skge->link_check, jiffies + LINK_POLL_HZ);
1376 }
1377 else if (status & XM_IS_AND)
1378 mod_timer(&skge->link_check, jiffies + LINK_POLL_HZ);
1379 }
1380
1381 if (status & XM_IS_TXF_UR) {
1382 skge_xm_write32(hw, port, XM_MODE, XM_MD_FTF);
1383 ++skge->net_stats.tx_fifo_errors;
1384 }
1385 if (status & XM_IS_RXF_OV) {
1386 skge_xm_write32(hw, port, XM_MODE, XM_MD_FRF);
1387 ++skge->net_stats.rx_fifo_errors;
1388 }
1389}
1390
1391static void skge_gm_phy_write(struct skge_hw *hw, int port, u16 reg, u16 val)
1392{
1393 int i;
1394
1395 skge_gma_write16(hw, port, GM_SMI_DATA, val);
1396 skge_gma_write16(hw, port, GM_SMI_CTRL,
1397 GM_SMI_CT_PHY_AD(hw->phy_addr) | GM_SMI_CT_REG_AD(reg));
1398 for (i = 0; i < PHY_RETRIES; i++) {
1399 udelay(1);
1400
1401 if (!(skge_gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_BUSY))
1402 break;
1403 }
1404}
1405
1406static u16 skge_gm_phy_read(struct skge_hw *hw, int port, u16 reg)
1407{
1408 int i;
1409
1410 skge_gma_write16(hw, port, GM_SMI_CTRL,
1411 GM_SMI_CT_PHY_AD(hw->phy_addr)
1412 | GM_SMI_CT_REG_AD(reg) | GM_SMI_CT_OP_RD);
1413
1414 for (i = 0; i < PHY_RETRIES; i++) {
1415 udelay(1);
1416 if (skge_gma_read16(hw, port, GM_SMI_CTRL) & GM_SMI_CT_RD_VAL)
1417 goto ready;
1418 }
1419
1420 printk(KERN_WARNING PFX "%s: phy read timeout\n",
1421 hw->dev[port]->name);
1422 return 0;
1423 ready:
1424 return skge_gma_read16(hw, port, GM_SMI_DATA);
1425}
1426
1427static void genesis_link_down(struct skge_port *skge)
1428{
1429 struct skge_hw *hw = skge->hw;
1430 int port = skge->port;
1431
1432 pr_debug("genesis_link_down\n");
1433
1434 skge_xm_write16(hw, port, XM_MMU_CMD,
1435 skge_xm_read16(hw, port, XM_MMU_CMD)
1436 & ~(XM_MMU_ENA_RX | XM_MMU_ENA_TX));
1437
1438 /* dummy read to ensure writing */
1439 (void) skge_xm_read16(hw, port, XM_MMU_CMD);
1440
1441 skge_link_down(skge);
1442}
1443
1444static void genesis_link_up(struct skge_port *skge)
1445{
1446 struct skge_hw *hw = skge->hw;
1447 int port = skge->port;
1448 u16 cmd;
1449 u32 mode, msk;
1450
1451 pr_debug("genesis_link_up\n");
1452 cmd = skge_xm_read16(hw, port, XM_MMU_CMD);
1453
1454 /*
1455 * enabling pause frame reception is required for 1000BT
1456 * because the XMAC is not reset if the link is going down
1457 */
1458 if (skge->flow_control == FLOW_MODE_NONE ||
1459 skge->flow_control == FLOW_MODE_LOC_SEND)
1460 cmd |= XM_MMU_IGN_PF;
1461 else
1462 /* Enable Pause Frame Reception */
1463 cmd &= ~XM_MMU_IGN_PF;
1464
1465 skge_xm_write16(hw, port, XM_MMU_CMD, cmd);
1466
1467 mode = skge_xm_read32(hw, port, XM_MODE);
1468 if (skge->flow_control == FLOW_MODE_SYMMETRIC ||
1469 skge->flow_control == FLOW_MODE_LOC_SEND) {
1470 /*
1471 * Configure Pause Frame Generation
1472 * Use internal and external Pause Frame Generation.
1473 * Sending pause frames is edge triggered.
1474 * Send a Pause frame with the maximum pause time if
1475 * internal oder external FIFO full condition occurs.
1476 * Send a zero pause time frame to re-start transmission.
1477 */
1478 /* XM_PAUSE_DA = '010000C28001' (default) */
1479 /* XM_MAC_PTIME = 0xffff (maximum) */
1480 /* remember this value is defined in big endian (!) */
1481 skge_xm_write16(hw, port, XM_MAC_PTIME, 0xffff);
1482
1483 mode |= XM_PAUSE_MODE;
1484 skge_write16(hw, SKGEMAC_REG(port, RX_MFF_CTRL1), MFF_ENA_PAUSE);
1485 } else {
1486 /*
1487 * disable pause frame generation is required for 1000BT
1488 * because the XMAC is not reset if the link is going down
1489 */
1490 /* Disable Pause Mode in Mode Register */
1491 mode &= ~XM_PAUSE_MODE;
1492
1493 skge_write16(hw, SKGEMAC_REG(port, RX_MFF_CTRL1), MFF_DIS_PAUSE);
1494 }
1495
1496 skge_xm_write32(hw, port, XM_MODE, mode);
1497
1498 msk = XM_DEF_MSK;
1499 if (hw->phy_type != SK_PHY_XMAC)
1500 msk |= XM_IS_INP_ASS; /* disable GP0 interrupt bit */
1501
1502 skge_xm_write16(hw, port, XM_IMSK, msk);
1503 skge_xm_read16(hw, port, XM_ISRC);
1504
1505 /* get MMU Command Reg. */
1506 cmd = skge_xm_read16(hw, port, XM_MMU_CMD);
1507 if (hw->phy_type != SK_PHY_XMAC && skge->duplex == DUPLEX_FULL)
1508 cmd |= XM_MMU_GMII_FD;
1509
1510 if (hw->phy_type == SK_PHY_BCOM) {
1511 /*
1512 * Workaround BCOM Errata (#10523) for all BCom Phys
1513 * Enable Power Management after link up
1514 */
1515 skge_xm_phy_write(hw, port, PHY_BCOM_AUX_CTRL,
1516 skge_xm_phy_read(hw, port, PHY_BCOM_AUX_CTRL)
1517 & ~PHY_B_AC_DIS_PM);
1518 skge_xm_phy_write(hw, port, PHY_BCOM_INT_MASK,
1519 PHY_B_DEF_MSK);
1520 }
1521
1522 /* enable Rx/Tx */
1523 skge_xm_write16(hw, port, XM_MMU_CMD,
1524 cmd | XM_MMU_ENA_RX | XM_MMU_ENA_TX);
1525 skge_link_up(skge);
1526}
1527
1528
1529static void genesis_bcom_intr(struct skge_port *skge)
1530{
1531 struct skge_hw *hw = skge->hw;
1532 int port = skge->port;
1533 u16 stat = skge_xm_phy_read(hw, port, PHY_BCOM_INT_STAT);
1534
1535 pr_debug("genesis_bcom intr stat=%x\n", stat);
1536
1537 /* Workaround BCom Errata:
1538 * enable and disable loopback mode if "NO HCD" occurs.
1539 */
1540 if (stat & PHY_B_IS_NO_HDCL) {
1541 u16 ctrl = skge_xm_phy_read(hw, port, PHY_BCOM_CTRL);
1542 skge_xm_phy_write(hw, port, PHY_BCOM_CTRL,
1543 ctrl | PHY_CT_LOOP);
1544 skge_xm_phy_write(hw, port, PHY_BCOM_CTRL,
1545 ctrl & ~PHY_CT_LOOP);
1546 }
1547
1548 stat = skge_xm_phy_read(hw, port, PHY_BCOM_STAT);
1549 if (stat & (PHY_B_IS_AN_PR | PHY_B_IS_LST_CHANGE)) {
1550 u16 aux = skge_xm_phy_read(hw, port, PHY_BCOM_AUX_STAT);
1551 if ( !(aux & PHY_B_AS_LS) && netif_carrier_ok(skge->netdev))
1552 genesis_link_down(skge);
1553
1554 else if (stat & PHY_B_IS_LST_CHANGE) {
1555 if (aux & PHY_B_AS_AN_C) {
1556 switch (aux & PHY_B_AS_AN_RES_MSK) {
1557 case PHY_B_RES_1000FD:
1558 skge->duplex = DUPLEX_FULL;
1559 break;
1560 case PHY_B_RES_1000HD:
1561 skge->duplex = DUPLEX_HALF;
1562 break;
1563 }
1564
1565 switch (aux & PHY_B_AS_PAUSE_MSK) {
1566 case PHY_B_AS_PAUSE_MSK:
1567 skge->flow_control = FLOW_MODE_SYMMETRIC;
1568 break;
1569 case PHY_B_AS_PRR:
1570 skge->flow_control = FLOW_MODE_REM_SEND;
1571 break;
1572 case PHY_B_AS_PRT:
1573 skge->flow_control = FLOW_MODE_LOC_SEND;
1574 break;
1575 default:
1576 skge->flow_control = FLOW_MODE_NONE;
1577 }
1578 skge->speed = SPEED_1000;
1579 }
1580 genesis_link_up(skge);
1581 }
1582 else
1583 mod_timer(&skge->link_check, jiffies + LINK_POLL_HZ);
1584 }
1585}
1586
1587/* Perodic poll of phy status to check for link transistion */
1588static void skge_link_timer(unsigned long __arg)
1589{
1590 struct skge_port *skge = (struct skge_port *) __arg;
1591 struct skge_hw *hw = skge->hw;
1592 int port = skge->port;
1593
1594 if (hw->chip_id != CHIP_ID_GENESIS || !netif_running(skge->netdev))
1595 return;
1596
1597 spin_lock_bh(&hw->phy_lock);
1598 if (hw->phy_type == SK_PHY_BCOM)
1599 genesis_bcom_intr(skge);
1600 else {
1601 int i;
1602 for (i = 0; i < 3; i++)
1603 if (skge_xm_read16(hw, port, XM_ISRC) & XM_IS_INP_ASS)
1604 break;
1605
1606 if (i == 3)
1607 mod_timer(&skge->link_check, jiffies + LINK_POLL_HZ);
1608 else
1609 genesis_link_up(skge);
1610 }
1611 spin_unlock_bh(&hw->phy_lock);
1612}
1613
1614/* Marvell Phy Initailization */
1615static void yukon_init(struct skge_hw *hw, int port)
1616{
1617 struct skge_port *skge = netdev_priv(hw->dev[port]);
1618 u16 ctrl, ct1000, adv;
1619 u16 ledctrl, ledover;
1620
1621 pr_debug("yukon_init\n");
1622 if (skge->autoneg == AUTONEG_ENABLE) {
1623 u16 ectrl = skge_gm_phy_read(hw, port, PHY_MARV_EXT_CTRL);
1624
1625 ectrl &= ~(PHY_M_EC_M_DSC_MSK | PHY_M_EC_S_DSC_MSK |
1626 PHY_M_EC_MAC_S_MSK);
1627 ectrl |= PHY_M_EC_MAC_S(MAC_TX_CLK_25_MHZ);
1628
1629 /* on PHY 88E1111 there is a change for downshift control */
1630 if (hw->chip_id == CHIP_ID_YUKON_EC)
1631 ectrl |= PHY_M_EC_M_DSC_2(0) | PHY_M_EC_DOWN_S_ENA;
1632 else
1633 ectrl |= PHY_M_EC_M_DSC(0) | PHY_M_EC_S_DSC(1);
1634
1635 skge_gm_phy_write(hw, port, PHY_MARV_EXT_CTRL, ectrl);
1636 }
1637
1638 ctrl = skge_gm_phy_read(hw, port, PHY_MARV_CTRL);
1639 if (skge->autoneg == AUTONEG_DISABLE)
1640 ctrl &= ~PHY_CT_ANE;
1641
1642 ctrl |= PHY_CT_RESET;
1643 skge_gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
1644
1645 ctrl = 0;
1646 ct1000 = 0;
1647 adv = PHY_SEL_TYPE;
1648
1649 if (skge->autoneg == AUTONEG_ENABLE) {
1650 if (iscopper(hw)) {
1651 if (skge->advertising & ADVERTISED_1000baseT_Full)
1652 ct1000 |= PHY_M_1000C_AFD;
1653 if (skge->advertising & ADVERTISED_1000baseT_Half)
1654 ct1000 |= PHY_M_1000C_AHD;
1655 if (skge->advertising & ADVERTISED_100baseT_Full)
1656 adv |= PHY_M_AN_100_FD;
1657 if (skge->advertising & ADVERTISED_100baseT_Half)
1658 adv |= PHY_M_AN_100_HD;
1659 if (skge->advertising & ADVERTISED_10baseT_Full)
1660 adv |= PHY_M_AN_10_FD;
1661 if (skge->advertising & ADVERTISED_10baseT_Half)
1662 adv |= PHY_M_AN_10_HD;
1663
1664 /* Set Flow-control capabilities */
1665 switch (skge->flow_control) {
1666 case FLOW_MODE_NONE:
1667 adv |= PHY_B_P_NO_PAUSE;
1668 break;
1669 case FLOW_MODE_LOC_SEND:
1670 adv |= PHY_B_P_ASYM_MD;
1671 break;
1672 case FLOW_MODE_SYMMETRIC:
1673 adv |= PHY_B_P_SYM_MD;
1674 break;
1675 case FLOW_MODE_REM_SEND:
1676 adv |= PHY_B_P_BOTH_MD;
1677 break;
1678 }
1679 } else { /* special defines for FIBER (88E1011S only) */
1680 adv |= PHY_M_AN_1000X_AHD | PHY_M_AN_1000X_AFD;
1681
1682 /* Set Flow-control capabilities */
1683 switch (skge->flow_control) {
1684 case FLOW_MODE_NONE:
1685 adv |= PHY_M_P_NO_PAUSE_X;
1686 break;
1687 case FLOW_MODE_LOC_SEND:
1688 adv |= PHY_M_P_ASYM_MD_X;
1689 break;
1690 case FLOW_MODE_SYMMETRIC:
1691 adv |= PHY_M_P_SYM_MD_X;
1692 break;
1693 case FLOW_MODE_REM_SEND:
1694 adv |= PHY_M_P_BOTH_MD_X;
1695 break;
1696 }
1697 }
1698 /* Restart Auto-negotiation */
1699 ctrl |= PHY_CT_ANE | PHY_CT_RE_CFG;
1700 } else {
1701 /* forced speed/duplex settings */
1702 ct1000 = PHY_M_1000C_MSE;
1703
1704 if (skge->duplex == DUPLEX_FULL)
1705 ctrl |= PHY_CT_DUP_MD;
1706
1707 switch (skge->speed) {
1708 case SPEED_1000:
1709 ctrl |= PHY_CT_SP1000;
1710 break;
1711 case SPEED_100:
1712 ctrl |= PHY_CT_SP100;
1713 break;
1714 }
1715
1716 ctrl |= PHY_CT_RESET;
1717 }
1718
1719 if (hw->chip_id != CHIP_ID_YUKON_FE)
1720 skge_gm_phy_write(hw, port, PHY_MARV_1000T_CTRL, ct1000);
1721
1722 skge_gm_phy_write(hw, port, PHY_MARV_AUNE_ADV, adv);
1723 skge_gm_phy_write(hw, port, PHY_MARV_CTRL, ctrl);
1724
1725 /* Setup Phy LED's */
1726 ledctrl = PHY_M_LED_PULS_DUR(PULS_170MS);
1727 ledover = 0;
1728
1729 if (hw->chip_id == CHIP_ID_YUKON_FE) {
1730 /* on 88E3082 these bits are at 11..9 (shifted left) */
1731 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) << 1;
1732
1733 skge_gm_phy_write(hw, port, PHY_MARV_FE_LED_PAR,
1734 ((skge_gm_phy_read(hw, port, PHY_MARV_FE_LED_PAR)
1735
1736 & ~PHY_M_FELP_LED1_MSK)
1737 | PHY_M_FELP_LED1_CTRL(LED_PAR_CTRL_ACT_BL)));
1738 } else {
1739 /* set Tx LED (LED_TX) to blink mode on Rx OR Tx activity */
1740 ledctrl |= PHY_M_LED_BLINK_RT(BLINK_84MS) | PHY_M_LEDC_TX_CTRL;
1741
1742 /* turn off the Rx LED (LED_RX) */
1743 ledover |= PHY_M_LED_MO_RX(MO_LED_OFF);
1744 }
1745
1746 /* disable blink mode (LED_DUPLEX) on collisions */
1747 ctrl |= PHY_M_LEDC_DP_CTRL;
1748 skge_gm_phy_write(hw, port, PHY_MARV_LED_CTRL, ledctrl);
1749
1750 if (skge->autoneg == AUTONEG_DISABLE || skge->speed == SPEED_100) {
1751 /* turn on 100 Mbps LED (LED_LINK100) */
1752 ledover |= PHY_M_LED_MO_100(MO_LED_ON);
1753 }
1754
1755 if (ledover)
1756 skge_gm_phy_write(hw, port, PHY_MARV_LED_OVER, ledover);
1757
1758 /* Enable phy interrupt on autonegotiation complete (or link up) */
1759 if (skge->autoneg == AUTONEG_ENABLE)
1760 skge_gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_IS_AN_COMPL);
1761 else
1762 skge_gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1763}
1764
1765static void yukon_reset(struct skge_hw *hw, int port)
1766{
1767 skge_gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);/* disable PHY IRQs */
1768 skge_gma_write16(hw, port, GM_MC_ADDR_H1, 0); /* clear MC hash */
1769 skge_gma_write16(hw, port, GM_MC_ADDR_H2, 0);
1770 skge_gma_write16(hw, port, GM_MC_ADDR_H3, 0);
1771 skge_gma_write16(hw, port, GM_MC_ADDR_H4, 0);
1772
1773 skge_gma_write16(hw, port, GM_RX_CTRL,
1774 skge_gma_read16(hw, port, GM_RX_CTRL)
1775 | GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
1776}
1777
1778static void yukon_mac_init(struct skge_hw *hw, int port)
1779{
1780 struct skge_port *skge = netdev_priv(hw->dev[port]);
1781 int i;
1782 u32 reg;
1783 const u8 *addr = hw->dev[port]->dev_addr;
1784
1785 /* WA code for COMA mode -- set PHY reset */
1786 if (hw->chip_id == CHIP_ID_YUKON_LITE &&
1787 chip_rev(hw) == CHIP_REV_YU_LITE_A3)
1788 skge_write32(hw, B2_GP_IO,
1789 (skge_read32(hw, B2_GP_IO) | GP_DIR_9 | GP_IO_9));
1790
1791 /* hard reset */
1792 skge_write32(hw, SKGEMAC_REG(port, GPHY_CTRL), GPC_RST_SET);
1793 skge_write32(hw, SKGEMAC_REG(port, GMAC_CTRL), GMC_RST_SET);
1794
1795 /* WA code for COMA mode -- clear PHY reset */
1796 if (hw->chip_id == CHIP_ID_YUKON_LITE &&
1797 chip_rev(hw) == CHIP_REV_YU_LITE_A3)
1798 skge_write32(hw, B2_GP_IO,
1799 (skge_read32(hw, B2_GP_IO) | GP_DIR_9)
1800 & ~GP_IO_9);
1801
1802 /* Set hardware config mode */
1803 reg = GPC_INT_POL_HI | GPC_DIS_FC | GPC_DIS_SLEEP |
1804 GPC_ENA_XC | GPC_ANEG_ADV_ALL_M | GPC_ENA_PAUSE;
1805 reg |= iscopper(hw) ? GPC_HWCFG_GMII_COP : GPC_HWCFG_GMII_FIB;
1806
1807 /* Clear GMC reset */
1808 skge_write32(hw, SKGEMAC_REG(port, GPHY_CTRL), reg | GPC_RST_SET);
1809 skge_write32(hw, SKGEMAC_REG(port, GPHY_CTRL), reg | GPC_RST_CLR);
1810 skge_write32(hw, SKGEMAC_REG(port, GMAC_CTRL), GMC_PAUSE_ON | GMC_RST_CLR);
1811 if (skge->autoneg == AUTONEG_DISABLE) {
1812 reg = GM_GPCR_AU_ALL_DIS;
1813 skge_gma_write16(hw, port, GM_GP_CTRL,
1814 skge_gma_read16(hw, port, GM_GP_CTRL) | reg);
1815
1816 switch (skge->speed) {
1817 case SPEED_1000:
1818 reg |= GM_GPCR_SPEED_1000;
1819 /* fallthru */
1820 case SPEED_100:
1821 reg |= GM_GPCR_SPEED_100;
1822 }
1823
1824 if (skge->duplex == DUPLEX_FULL)
1825 reg |= GM_GPCR_DUP_FULL;
1826 } else
1827 reg = GM_GPCR_SPEED_1000 | GM_GPCR_SPEED_100 | GM_GPCR_DUP_FULL;
1828 switch (skge->flow_control) {
1829 case FLOW_MODE_NONE:
1830 skge_write32(hw, SKGEMAC_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
1831 reg |= GM_GPCR_FC_TX_DIS | GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
1832 break;
1833 case FLOW_MODE_LOC_SEND:
1834 /* disable Rx flow-control */
1835 reg |= GM_GPCR_FC_RX_DIS | GM_GPCR_AU_FCT_DIS;
1836 }
1837
1838 skge_gma_write16(hw, port, GM_GP_CTRL, reg);
1839 skge_read16(hw, GMAC_IRQ_SRC);
1840
1841 spin_lock_bh(&hw->phy_lock);
1842 yukon_init(hw, port);
1843 spin_unlock_bh(&hw->phy_lock);
1844
1845 /* MIB clear */
1846 reg = skge_gma_read16(hw, port, GM_PHY_ADDR);
1847 skge_gma_write16(hw, port, GM_PHY_ADDR, reg | GM_PAR_MIB_CLR);
1848
1849 for (i = 0; i < GM_MIB_CNT_SIZE; i++)
1850 skge_gma_read16(hw, port, GM_MIB_CNT_BASE + 8*i);
1851 skge_gma_write16(hw, port, GM_PHY_ADDR, reg);
1852
1853 /* transmit control */
1854 skge_gma_write16(hw, port, GM_TX_CTRL, TX_COL_THR(TX_COL_DEF));
1855
1856 /* receive control reg: unicast + multicast + no FCS */
1857 skge_gma_write16(hw, port, GM_RX_CTRL,
1858 GM_RXCR_UCF_ENA | GM_RXCR_CRC_DIS | GM_RXCR_MCF_ENA);
1859
1860 /* transmit flow control */
1861 skge_gma_write16(hw, port, GM_TX_FLOW_CTRL, 0xffff);
1862
1863 /* transmit parameter */
1864 skge_gma_write16(hw, port, GM_TX_PARAM,
1865 TX_JAM_LEN_VAL(TX_JAM_LEN_DEF) |
1866 TX_JAM_IPG_VAL(TX_JAM_IPG_DEF) |
1867 TX_IPG_JAM_DATA(TX_IPG_JAM_DEF));
1868
1869 /* serial mode register */
1870 reg = GM_SMOD_VLAN_ENA | IPG_DATA_VAL(IPG_DATA_DEF);
1871 if (hw->dev[port]->mtu > 1500)
1872 reg |= GM_SMOD_JUMBO_ENA;
1873
1874 skge_gma_write16(hw, port, GM_SERIAL_MODE, reg);
1875
1876 /* physical address: used for pause frames */
1877 skge_gm_set_addr(hw, port, GM_SRC_ADDR_1L, addr);
1878 /* virtual address for data */
1879 skge_gm_set_addr(hw, port, GM_SRC_ADDR_2L, addr);
1880
1881 /* enable interrupt mask for counter overflows */
1882 skge_gma_write16(hw, port, GM_TX_IRQ_MSK, 0);
1883 skge_gma_write16(hw, port, GM_RX_IRQ_MSK, 0);
1884 skge_gma_write16(hw, port, GM_TR_IRQ_MSK, 0);
1885
1886 /* Initialize Mac Fifo */
1887
1888 /* Configure Rx MAC FIFO */
1889 skge_write16(hw, SKGEMAC_REG(port, RX_GMF_FL_MSK), RX_FF_FL_DEF_MSK);
1890 reg = GMF_OPER_ON | GMF_RX_F_FL_ON;
1891 if (hw->chip_id == CHIP_ID_YUKON_LITE &&
1892 chip_rev(hw) == CHIP_REV_YU_LITE_A3)
1893 reg &= ~GMF_RX_F_FL_ON;
1894 skge_write8(hw, SKGEMAC_REG(port, RX_GMF_CTRL_T), GMF_RST_CLR);
1895 skge_write16(hw, SKGEMAC_REG(port, RX_GMF_CTRL_T), reg);
1896 skge_write16(hw, SKGEMAC_REG(port, RX_GMF_FL_THR), RX_GMF_FL_THR_DEF);
1897
1898 /* Configure Tx MAC FIFO */
1899 skge_write8(hw, SKGEMAC_REG(port, TX_GMF_CTRL_T), GMF_RST_CLR);
1900 skge_write16(hw, SKGEMAC_REG(port, TX_GMF_CTRL_T), GMF_OPER_ON);
1901}
1902
1903static void yukon_stop(struct skge_port *skge)
1904{
1905 struct skge_hw *hw = skge->hw;
1906 int port = skge->port;
1907
1908 if (hw->chip_id == CHIP_ID_YUKON_LITE &&
1909 chip_rev(hw) == CHIP_REV_YU_LITE_A3) {
1910 skge_write32(hw, B2_GP_IO,
1911 skge_read32(hw, B2_GP_IO) | GP_DIR_9 | GP_IO_9);
1912 }
1913
1914 skge_gma_write16(hw, port, GM_GP_CTRL,
1915 skge_gma_read16(hw, port, GM_GP_CTRL)
1916 & ~(GM_GPCR_RX_ENA|GM_GPCR_RX_ENA));
1917 skge_gma_read16(hw, port, GM_GP_CTRL);
1918
1919 /* set GPHY Control reset */
1920 skge_gma_write32(hw, port, GPHY_CTRL, GPC_RST_SET);
1921 skge_gma_write32(hw, port, GMAC_CTRL, GMC_RST_SET);
1922}
1923
1924static void yukon_get_stats(struct skge_port *skge, u64 *data)
1925{
1926 struct skge_hw *hw = skge->hw;
1927 int port = skge->port;
1928 int i;
1929
1930 data[0] = (u64) skge_gma_read32(hw, port, GM_TXO_OK_HI) << 32
1931 | skge_gma_read32(hw, port, GM_TXO_OK_LO);
1932 data[1] = (u64) skge_gma_read32(hw, port, GM_RXO_OK_HI) << 32
1933 | skge_gma_read32(hw, port, GM_RXO_OK_LO);
1934
1935 for (i = 2; i < ARRAY_SIZE(skge_stats); i++)
1936 data[i] = skge_gma_read32(hw, port,
1937 skge_stats[i].gma_offset);
1938}
1939
1940static void yukon_mac_intr(struct skge_hw *hw, int port)
1941{
1942 struct skge_port *skge = netdev_priv(hw->dev[port]);
1943 u8 status = skge_read8(hw, SKGEMAC_REG(port, GMAC_IRQ_SRC));
1944
1945 pr_debug("yukon_intr status %x\n", status);
1946 if (status & GM_IS_RX_FF_OR) {
1947 ++skge->net_stats.rx_fifo_errors;
1948 skge_gma_write8(hw, port, RX_GMF_CTRL_T, GMF_CLI_RX_FO);
1949 }
1950 if (status & GM_IS_TX_FF_UR) {
1951 ++skge->net_stats.tx_fifo_errors;
1952 skge_gma_write8(hw, port, TX_GMF_CTRL_T, GMF_CLI_TX_FU);
1953 }
1954
1955}
1956
1957static u16 yukon_speed(const struct skge_hw *hw, u16 aux)
1958{
1959 if (hw->chip_id == CHIP_ID_YUKON_FE)
1960 return (aux & PHY_M_PS_SPEED_100) ? SPEED_100 : SPEED_10;
1961
1962 switch(aux & PHY_M_PS_SPEED_MSK) {
1963 case PHY_M_PS_SPEED_1000:
1964 return SPEED_1000;
1965 case PHY_M_PS_SPEED_100:
1966 return SPEED_100;
1967 default:
1968 return SPEED_10;
1969 }
1970}
1971
1972static void yukon_link_up(struct skge_port *skge)
1973{
1974 struct skge_hw *hw = skge->hw;
1975 int port = skge->port;
1976 u16 reg;
1977
1978 pr_debug("yukon_link_up\n");
1979
1980 /* Enable Transmit FIFO Underrun */
1981 skge_write8(hw, GMAC_IRQ_MSK, GMAC_DEF_MSK);
1982
1983 reg = skge_gma_read16(hw, port, GM_GP_CTRL);
1984 if (skge->duplex == DUPLEX_FULL || skge->autoneg == AUTONEG_ENABLE)
1985 reg |= GM_GPCR_DUP_FULL;
1986
1987 /* enable Rx/Tx */
1988 reg |= GM_GPCR_RX_ENA | GM_GPCR_TX_ENA;
1989 skge_gma_write16(hw, port, GM_GP_CTRL, reg);
1990
1991 skge_gm_phy_write(hw, port, PHY_MARV_INT_MASK, PHY_M_DEF_MSK);
1992 skge_link_up(skge);
1993}
1994
1995static void yukon_link_down(struct skge_port *skge)
1996{
1997 struct skge_hw *hw = skge->hw;
1998 int port = skge->port;
1999
2000 pr_debug("yukon_link_down\n");
2001 skge_gm_phy_write(hw, port, PHY_MARV_INT_MASK, 0);
2002 skge_gm_phy_write(hw, port, GM_GP_CTRL,
2003 skge_gm_phy_read(hw, port, GM_GP_CTRL)
2004 & ~(GM_GPCR_RX_ENA | GM_GPCR_TX_ENA));
2005
2006 if (hw->chip_id != CHIP_ID_YUKON_FE &&
2007 skge->flow_control == FLOW_MODE_REM_SEND) {
2008 /* restore Asymmetric Pause bit */
2009 skge_gm_phy_write(hw, port, PHY_MARV_AUNE_ADV,
2010 skge_gm_phy_read(hw, port,
2011 PHY_MARV_AUNE_ADV)
2012 | PHY_M_AN_ASP);
2013
2014 }
2015
2016 yukon_reset(hw, port);
2017 skge_link_down(skge);
2018
2019 yukon_init(hw, port);
2020}
2021
2022static void yukon_phy_intr(struct skge_port *skge)
2023{
2024 struct skge_hw *hw = skge->hw;
2025 int port = skge->port;
2026 const char *reason = NULL;
2027 u16 istatus, phystat;
2028
2029 istatus = skge_gm_phy_read(hw, port, PHY_MARV_INT_STAT);
2030 phystat = skge_gm_phy_read(hw, port, PHY_MARV_PHY_STAT);
2031 pr_debug("yukon phy intr istat=%x phy_stat=%x\n", istatus, phystat);
2032
2033 if (istatus & PHY_M_IS_AN_COMPL) {
2034 if (skge_gm_phy_read(hw, port, PHY_MARV_AUNE_LP)
2035 & PHY_M_AN_RF) {
2036 reason = "remote fault";
2037 goto failed;
2038 }
2039
2040 if (!(hw->chip_id == CHIP_ID_YUKON_FE || hw->chip_id == CHIP_ID_YUKON_EC)
2041 && (skge_gm_phy_read(hw, port, PHY_MARV_1000T_STAT)
2042 & PHY_B_1000S_MSF)) {
2043 reason = "master/slave fault";
2044 goto failed;
2045 }
2046
2047 if (!(phystat & PHY_M_PS_SPDUP_RES)) {
2048 reason = "speed/duplex";
2049 goto failed;
2050 }
2051
2052 skge->duplex = (phystat & PHY_M_PS_FULL_DUP)
2053 ? DUPLEX_FULL : DUPLEX_HALF;
2054 skge->speed = yukon_speed(hw, phystat);
2055
2056 /* Tx & Rx Pause Enabled bits are at 9..8 */
2057 if (hw->chip_id == CHIP_ID_YUKON_XL)
2058 phystat >>= 6;
2059
2060 /* We are using IEEE 802.3z/D5.0 Table 37-4 */
2061 switch (phystat & PHY_M_PS_PAUSE_MSK) {
2062 case PHY_M_PS_PAUSE_MSK:
2063 skge->flow_control = FLOW_MODE_SYMMETRIC;
2064 break;
2065 case PHY_M_PS_RX_P_EN:
2066 skge->flow_control = FLOW_MODE_REM_SEND;
2067 break;
2068 case PHY_M_PS_TX_P_EN:
2069 skge->flow_control = FLOW_MODE_LOC_SEND;
2070 break;
2071 default:
2072 skge->flow_control = FLOW_MODE_NONE;
2073 }
2074
2075 if (skge->flow_control == FLOW_MODE_NONE ||
2076 (skge->speed < SPEED_1000 && skge->duplex == DUPLEX_HALF))
2077 skge_write8(hw, SKGEMAC_REG(port, GMAC_CTRL), GMC_PAUSE_OFF);
2078 else
2079 skge_write8(hw, SKGEMAC_REG(port, GMAC_CTRL), GMC_PAUSE_ON);
2080 yukon_link_up(skge);
2081 return;
2082 }
2083
2084 if (istatus & PHY_M_IS_LSP_CHANGE)
2085 skge->speed = yukon_speed(hw, phystat);
2086
2087 if (istatus & PHY_M_IS_DUP_CHANGE)
2088 skge->duplex = (phystat & PHY_M_PS_FULL_DUP) ? DUPLEX_FULL : DUPLEX_HALF;
2089 if (istatus & PHY_M_IS_LST_CHANGE) {
2090 if (phystat & PHY_M_PS_LINK_UP)
2091 yukon_link_up(skge);
2092 else
2093 yukon_link_down(skge);
2094 }
2095 return;
2096 failed:
2097 printk(KERN_ERR PFX "%s: autonegotiation failed (%s)\n",
2098 skge->netdev->name, reason);
2099
2100 /* XXX restart autonegotiation? */
2101}
2102
2103static void skge_ramset(struct skge_hw *hw, u16 q, u32 start, size_t len)
2104{
2105 u32 end;
2106
2107 start /= 8;
2108 len /= 8;
2109 end = start + len - 1;
2110
2111 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_RST_CLR);
2112 skge_write32(hw, RB_ADDR(q, RB_START), start);
2113 skge_write32(hw, RB_ADDR(q, RB_WP), start);
2114 skge_write32(hw, RB_ADDR(q, RB_RP), start);
2115 skge_write32(hw, RB_ADDR(q, RB_END), end);
2116
2117 if (q == Q_R1 || q == Q_R2) {
2118 /* Set thresholds on receive queue's */
2119 skge_write32(hw, RB_ADDR(q, RB_RX_UTPP),
2120 start + (2*len)/3);
2121 skge_write32(hw, RB_ADDR(q, RB_RX_LTPP),
2122 start + (len/3));
2123 } else {
2124 /* Enable store & forward on Tx queue's because
2125 * Tx FIFO is only 4K on Genesis and 1K on Yukon
2126 */
2127 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_STFWD);
2128 }
2129
2130 skge_write8(hw, RB_ADDR(q, RB_CTRL), RB_ENA_OP_MD);
2131}
2132
2133/* Setup Bus Memory Interface */
2134static void skge_qset(struct skge_port *skge, u16 q,
2135 const struct skge_element *e)
2136{
2137 struct skge_hw *hw = skge->hw;
2138 u32 watermark = 0x600;
2139 u64 base = skge->dma + (e->desc - skge->mem);
2140
2141 /* optimization to reduce window on 32bit/33mhz */
2142 if ((skge_read16(hw, B0_CTST) & (CS_BUS_CLOCK | CS_BUS_SLOT_SZ)) == 0)
2143 watermark /= 2;
2144
2145 skge_write32(hw, Q_ADDR(q, Q_CSR), CSR_CLR_RESET);
2146 skge_write32(hw, Q_ADDR(q, Q_F), watermark);
2147 skge_write32(hw, Q_ADDR(q, Q_DA_H), (u32)(base >> 32));
2148 skge_write32(hw, Q_ADDR(q, Q_DA_L), (u32)base);
2149}
2150
2151static int skge_up(struct net_device *dev)
2152{
2153 struct skge_port *skge = netdev_priv(dev);
2154 struct skge_hw *hw = skge->hw;
2155 int port = skge->port;
2156 u32 chunk, ram_addr;
2157 size_t rx_size, tx_size;
2158 int err;
2159
2160 if (netif_msg_ifup(skge))
2161 printk(KERN_INFO PFX "%s: enabling interface\n", dev->name);
2162
2163 rx_size = skge->rx_ring.count * sizeof(struct skge_rx_desc);
2164 tx_size = skge->tx_ring.count * sizeof(struct skge_tx_desc);
2165 skge->mem_size = tx_size + rx_size;
2166 skge->mem = pci_alloc_consistent(hw->pdev, skge->mem_size, &skge->dma);
2167 if (!skge->mem)
2168 return -ENOMEM;
2169
2170 memset(skge->mem, 0, skge->mem_size);
2171
2172 if ((err = skge_ring_alloc(&skge->rx_ring, skge->mem, skge->dma)))
2173 goto free_pci_mem;
2174
2175 if (skge_rx_fill(skge))
2176 goto free_rx_ring;
2177
2178 if ((err = skge_ring_alloc(&skge->tx_ring, skge->mem + rx_size,
2179 skge->dma + rx_size)))
2180 goto free_rx_ring;
2181
2182 skge->tx_avail = skge->tx_ring.count - 1;
2183
2184 /* Initialze MAC */
2185 if (hw->chip_id == CHIP_ID_GENESIS)
2186 genesis_mac_init(hw, port);
2187 else
2188 yukon_mac_init(hw, port);
2189
2190 /* Configure RAMbuffers */
2191 chunk = hw->ram_size / (isdualport(hw) ? 4 : 2);
2192 ram_addr = hw->ram_offset + 2 * chunk * port;
2193
2194 skge_ramset(hw, rxqaddr[port], ram_addr, chunk);
2195 skge_qset(skge, rxqaddr[port], skge->rx_ring.to_clean);
2196
2197 BUG_ON(skge->tx_ring.to_use != skge->tx_ring.to_clean);
2198 skge_ramset(hw, txqaddr[port], ram_addr+chunk, chunk);
2199 skge_qset(skge, txqaddr[port], skge->tx_ring.to_use);
2200
2201 /* Start receiver BMU */
2202 wmb();
2203 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_START | CSR_IRQ_CL_F);
2204
2205 pr_debug("skge_up completed\n");
2206 return 0;
2207
2208 free_rx_ring:
2209 skge_rx_clean(skge);
2210 kfree(skge->rx_ring.start);
2211 free_pci_mem:
2212 pci_free_consistent(hw->pdev, skge->mem_size, skge->mem, skge->dma);
2213
2214 return err;
2215}
2216
2217static int skge_down(struct net_device *dev)
2218{
2219 struct skge_port *skge = netdev_priv(dev);
2220 struct skge_hw *hw = skge->hw;
2221 int port = skge->port;
2222
2223 if (netif_msg_ifdown(skge))
2224 printk(KERN_INFO PFX "%s: disabling interface\n", dev->name);
2225
2226 netif_stop_queue(dev);
2227
2228 del_timer_sync(&skge->led_blink);
2229 del_timer_sync(&skge->link_check);
2230
2231 /* Stop transmitter */
2232 skge_write8(hw, Q_ADDR(txqaddr[port], Q_CSR), CSR_STOP);
2233 skge_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL),
2234 RB_RST_SET|RB_DIS_OP_MD);
2235
2236 if (hw->chip_id == CHIP_ID_GENESIS)
2237 genesis_stop(skge);
2238 else
2239 yukon_stop(skge);
2240
2241 /* Disable Force Sync bit and Enable Alloc bit */
2242 skge_write8(hw, SKGEMAC_REG(port, TXA_CTRL),
2243 TXA_DIS_FSYNC | TXA_DIS_ALLOC | TXA_STOP_RC);
2244
2245 /* Stop Interval Timer and Limit Counter of Tx Arbiter */
2246 skge_write32(hw, SKGEMAC_REG(port, TXA_ITI_INI), 0L);
2247 skge_write32(hw, SKGEMAC_REG(port, TXA_LIM_INI), 0L);
2248
2249 /* Reset PCI FIFO */
2250 skge_write32(hw, Q_ADDR(txqaddr[port], Q_CSR), CSR_SET_RESET);
2251 skge_write32(hw, RB_ADDR(txqaddr[port], RB_CTRL), RB_RST_SET);
2252
2253 /* Reset the RAM Buffer async Tx queue */
2254 skge_write8(hw, RB_ADDR(port == 0 ? Q_XA1 : Q_XA2, RB_CTRL), RB_RST_SET);
2255 /* stop receiver */
2256 skge_write8(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_STOP);
2257 skge_write32(hw, RB_ADDR(port ? Q_R2 : Q_R1, RB_CTRL),
2258 RB_RST_SET|RB_DIS_OP_MD);
2259 skge_write32(hw, Q_ADDR(rxqaddr[port], Q_CSR), CSR_SET_RESET);
2260
2261 if (hw->chip_id == CHIP_ID_GENESIS) {
2262 skge_write8(hw, SKGEMAC_REG(port, TX_MFF_CTRL2), MFF_RST_SET);
2263 skge_write8(hw, SKGEMAC_REG(port, RX_MFF_CTRL2), MFF_RST_SET);
2264 skge_write8(hw, SKGEMAC_REG(port, TX_LED_CTRL), LED_STOP);
2265 skge_write8(hw, SKGEMAC_REG(port, RX_LED_CTRL), LED_STOP);
2266 } else {
2267 skge_write8(hw, SKGEMAC_REG(port, RX_GMF_CTRL_T), GMF_RST_SET);
2268 skge_write8(hw, SKGEMAC_REG(port, TX_GMF_CTRL_T), GMF_RST_SET);
2269 }
2270
2271 /* turn off led's */
2272 skge_write16(hw, B0_LED, LED_STAT_OFF);
2273
2274 skge_tx_clean(skge);
2275 skge_rx_clean(skge);
2276
2277 kfree(skge->rx_ring.start);
2278 kfree(skge->tx_ring.start);
2279 pci_free_consistent(hw->pdev, skge->mem_size, skge->mem, skge->dma);
2280 return 0;
2281}
2282
2283static int skge_xmit_frame(struct sk_buff *skb, struct net_device *dev)
2284{
2285 struct skge_port *skge = netdev_priv(dev);
2286 struct skge_hw *hw = skge->hw;
2287 struct skge_ring *ring = &skge->tx_ring;
2288 struct skge_element *e;
2289 struct skge_tx_desc *td;
2290 int i;
2291 u32 control, len;
2292 u64 map;
2293 unsigned long flags;
2294
2295 skb = skb_padto(skb, ETH_ZLEN);
2296 if (!skb)
2297 return NETDEV_TX_OK;
2298
2299 local_irq_save(flags);
2300 if (!spin_trylock(&skge->tx_lock)) {
2301 /* Collision - tell upper layer to requeue */
2302 local_irq_restore(flags);
2303 return NETDEV_TX_LOCKED;
2304 }
2305
2306 if (unlikely(skge->tx_avail < skb_shinfo(skb)->nr_frags +1)) {
2307 netif_stop_queue(dev);
2308 spin_unlock_irqrestore(&skge->tx_lock, flags);
2309
2310 printk(KERN_WARNING PFX "%s: ring full when queue awake!\n",
2311 dev->name);
2312 return NETDEV_TX_BUSY;
2313 }
2314
2315 e = ring->to_use;
2316 td = e->desc;
2317 e->skb = skb;
2318 len = skb_headlen(skb);
2319 map = pci_map_single(hw->pdev, skb->data, len, PCI_DMA_TODEVICE);
2320 pci_unmap_addr_set(e, mapaddr, map);
2321 pci_unmap_len_set(e, maplen, len);
2322
2323 td->dma_lo = map;
2324 td->dma_hi = map >> 32;
2325
2326 if (skb->ip_summed == CHECKSUM_HW) {
2327 const struct iphdr *ip
2328 = (const struct iphdr *) (skb->data + ETH_HLEN);
2329 int offset = skb->h.raw - skb->data;
2330
2331 /* This seems backwards, but it is what the sk98lin
2332 * does. Looks like hardware is wrong?
2333 */
2334 if (ip->protocol == IPPROTO_UDP
2335 && chip_rev(hw) == 0 && hw->chip_id == CHIP_ID_YUKON)
2336 control = BMU_TCP_CHECK;
2337 else
2338 control = BMU_UDP_CHECK;
2339
2340 td->csum_offs = 0;
2341 td->csum_start = offset;
2342 td->csum_write = offset + skb->csum;
2343 } else
2344 control = BMU_CHECK;
2345
2346 if (!skb_shinfo(skb)->nr_frags) /* single buffer i.e. no fragments */
2347 control |= BMU_EOF| BMU_IRQ_EOF;
2348 else {
2349 struct skge_tx_desc *tf = td;
2350
2351 control |= BMU_STFWD;
2352 for (i = 0; i < skb_shinfo(skb)->nr_frags; i++) {
2353 skb_frag_t *frag = &skb_shinfo(skb)->frags[i];
2354
2355 map = pci_map_page(hw->pdev, frag->page, frag->page_offset,
2356 frag->size, PCI_DMA_TODEVICE);
2357
2358 e = e->next;
2359 e->skb = NULL;
2360 tf = e->desc;
2361 tf->dma_lo = map;
2362 tf->dma_hi = (u64) map >> 32;
2363 pci_unmap_addr_set(e, mapaddr, map);
2364 pci_unmap_len_set(e, maplen, frag->size);
2365
2366 tf->control = BMU_OWN | BMU_SW | control | frag->size;
2367 }
2368 tf->control |= BMU_EOF | BMU_IRQ_EOF;
2369 }
2370 /* Make sure all the descriptors written */
2371 wmb();
2372 td->control = BMU_OWN | BMU_SW | BMU_STF | control | len;
2373 wmb();
2374
2375 skge_write8(hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_START);
2376
2377 if (netif_msg_tx_queued(skge))
2378 printk(KERN_DEBUG "%s: tx queued, slot %d, len %d\n",
2379 dev->name, e - ring->start, skb->len);
2380
2381 ring->to_use = e->next;
2382 skge->tx_avail -= skb_shinfo(skb)->nr_frags + 1;
2383 if (skge->tx_avail <= MAX_SKB_FRAGS + 1) {
2384 pr_debug("%s: transmit queue full\n", dev->name);
2385 netif_stop_queue(dev);
2386 }
2387
2388 dev->trans_start = jiffies;
2389 spin_unlock_irqrestore(&skge->tx_lock, flags);
2390
2391 return NETDEV_TX_OK;
2392}
2393
2394static inline void skge_tx_free(struct skge_hw *hw, struct skge_element *e)
2395{
2396 if (e->skb) {
2397 pci_unmap_single(hw->pdev,
2398 pci_unmap_addr(e, mapaddr),
2399 pci_unmap_len(e, maplen),
2400 PCI_DMA_TODEVICE);
2401 dev_kfree_skb_any(e->skb);
2402 e->skb = NULL;
2403 } else {
2404 pci_unmap_page(hw->pdev,
2405 pci_unmap_addr(e, mapaddr),
2406 pci_unmap_len(e, maplen),
2407 PCI_DMA_TODEVICE);
2408 }
2409}
2410
2411static void skge_tx_clean(struct skge_port *skge)
2412{
2413 struct skge_ring *ring = &skge->tx_ring;
2414 struct skge_element *e;
2415 unsigned long flags;
2416
2417 spin_lock_irqsave(&skge->tx_lock, flags);
2418 for (e = ring->to_clean; e != ring->to_use; e = e->next) {
2419 ++skge->tx_avail;
2420 skge_tx_free(skge->hw, e);
2421 }
2422 ring->to_clean = e;
2423 spin_unlock_irqrestore(&skge->tx_lock, flags);
2424}
2425
2426static void skge_tx_timeout(struct net_device *dev)
2427{
2428 struct skge_port *skge = netdev_priv(dev);
2429
2430 if (netif_msg_timer(skge))
2431 printk(KERN_DEBUG PFX "%s: tx timeout\n", dev->name);
2432
2433 skge_write8(skge->hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_STOP);
2434 skge_tx_clean(skge);
2435}
2436
2437static int skge_change_mtu(struct net_device *dev, int new_mtu)
2438{
2439 int err = 0;
2440
2441 if(new_mtu < ETH_ZLEN || new_mtu > ETH_JUMBO_MTU)
2442 return -EINVAL;
2443
2444 dev->mtu = new_mtu;
2445
2446 if (netif_running(dev)) {
2447 skge_down(dev);
2448 skge_up(dev);
2449 }
2450
2451 return err;
2452}
2453
2454static void genesis_set_multicast(struct net_device *dev)
2455{
2456 struct skge_port *skge = netdev_priv(dev);
2457 struct skge_hw *hw = skge->hw;
2458 int port = skge->port;
2459 int i, count = dev->mc_count;
2460 struct dev_mc_list *list = dev->mc_list;
2461 u32 mode;
2462 u8 filter[8];
2463
2464 mode = skge_xm_read32(hw, port, XM_MODE);
2465 mode |= XM_MD_ENA_HASH;
2466 if (dev->flags & IFF_PROMISC)
2467 mode |= XM_MD_ENA_PROM;
2468 else
2469 mode &= ~XM_MD_ENA_PROM;
2470
2471 if (dev->flags & IFF_ALLMULTI)
2472 memset(filter, 0xff, sizeof(filter));
2473 else {
2474 memset(filter, 0, sizeof(filter));
2475 for(i = 0; list && i < count; i++, list = list->next) {
2476 u32 crc = crc32_le(~0, list->dmi_addr, ETH_ALEN);
2477 u8 bit = 63 - (crc & 63);
2478
2479 filter[bit/8] |= 1 << (bit%8);
2480 }
2481 }
2482
2483 skge_xm_outhash(hw, port, XM_HSM, filter);
2484
2485 skge_xm_write32(hw, port, XM_MODE, mode);
2486}
2487
2488static void yukon_set_multicast(struct net_device *dev)
2489{
2490 struct skge_port *skge = netdev_priv(dev);
2491 struct skge_hw *hw = skge->hw;
2492 int port = skge->port;
2493 struct dev_mc_list *list = dev->mc_list;
2494 u16 reg;
2495 u8 filter[8];
2496
2497 memset(filter, 0, sizeof(filter));
2498
2499 reg = skge_gma_read16(hw, port, GM_RX_CTRL);
2500 reg |= GM_RXCR_UCF_ENA;
2501
2502 if (dev->flags & IFF_PROMISC) /* promiscious */
2503 reg &= ~(GM_RXCR_UCF_ENA | GM_RXCR_MCF_ENA);
2504 else if (dev->flags & IFF_ALLMULTI) /* all multicast */
2505 memset(filter, 0xff, sizeof(filter));
2506 else if (dev->mc_count == 0) /* no multicast */
2507 reg &= ~GM_RXCR_MCF_ENA;
2508 else {
2509 int i;
2510 reg |= GM_RXCR_MCF_ENA;
2511
2512 for(i = 0; list && i < dev->mc_count; i++, list = list->next) {
2513 u32 bit = ether_crc(ETH_ALEN, list->dmi_addr) & 0x3f;
2514 filter[bit/8] |= 1 << (bit%8);
2515 }
2516 }
2517
2518
2519 skge_gma_write16(hw, port, GM_MC_ADDR_H1,
2520 (u16)filter[0] | ((u16)filter[1] << 8));
2521 skge_gma_write16(hw, port, GM_MC_ADDR_H2,
2522 (u16)filter[2] | ((u16)filter[3] << 8));
2523 skge_gma_write16(hw, port, GM_MC_ADDR_H3,
2524 (u16)filter[4] | ((u16)filter[5] << 8));
2525 skge_gma_write16(hw, port, GM_MC_ADDR_H4,
2526 (u16)filter[6] | ((u16)filter[7] << 8));
2527
2528 skge_gma_write16(hw, port, GM_RX_CTRL, reg);
2529}
2530
2531static inline int bad_phy_status(const struct skge_hw *hw, u32 status)
2532{
2533 if (hw->chip_id == CHIP_ID_GENESIS)
2534 return (status & (XMR_FS_ERR | XMR_FS_2L_VLAN)) != 0;
2535 else
2536 return (status & GMR_FS_ANY_ERR) ||
2537 (status & GMR_FS_RX_OK) == 0;
2538}
2539
2540static void skge_rx_error(struct skge_port *skge, int slot,
2541 u32 control, u32 status)
2542{
2543 if (netif_msg_rx_err(skge))
2544 printk(KERN_DEBUG PFX "%s: rx err, slot %d control 0x%x status 0x%x\n",
2545 skge->netdev->name, slot, control, status);
2546
2547 if ((control & (BMU_EOF|BMU_STF)) != (BMU_STF|BMU_EOF)
2548 || (control & BMU_BBC) > skge->netdev->mtu + VLAN_ETH_HLEN)
2549 skge->net_stats.rx_length_errors++;
2550 else {
2551 if (skge->hw->chip_id == CHIP_ID_GENESIS) {
2552 if (status & (XMR_FS_RUNT|XMR_FS_LNG_ERR))
2553 skge->net_stats.rx_length_errors++;
2554 if (status & XMR_FS_FRA_ERR)
2555 skge->net_stats.rx_frame_errors++;
2556 if (status & XMR_FS_FCS_ERR)
2557 skge->net_stats.rx_crc_errors++;
2558 } else {
2559 if (status & (GMR_FS_LONG_ERR|GMR_FS_UN_SIZE))
2560 skge->net_stats.rx_length_errors++;
2561 if (status & GMR_FS_FRAGMENT)
2562 skge->net_stats.rx_frame_errors++;
2563 if (status & GMR_FS_CRC_ERR)
2564 skge->net_stats.rx_crc_errors++;
2565 }
2566 }
2567}
2568
2569static int skge_poll(struct net_device *dev, int *budget)
2570{
2571 struct skge_port *skge = netdev_priv(dev);
2572 struct skge_hw *hw = skge->hw;
2573 struct skge_ring *ring = &skge->rx_ring;
2574 struct skge_element *e;
2575 unsigned int to_do = min(dev->quota, *budget);
2576 unsigned int work_done = 0;
2577 int done;
2578 static const u32 irqmask[] = { IS_PORT_1, IS_PORT_2 };
2579
2580 for (e = ring->to_clean; e != ring->to_use && work_done < to_do;
2581 e = e->next) {
2582 struct skge_rx_desc *rd = e->desc;
2583 struct sk_buff *skb = e->skb;
2584 u32 control, len, status;
2585
2586 rmb();
2587 control = rd->control;
2588 if (control & BMU_OWN)
2589 break;
2590
2591 len = control & BMU_BBC;
2592 e->skb = NULL;
2593
2594 pci_unmap_single(hw->pdev,
2595 pci_unmap_addr(e, mapaddr),
2596 pci_unmap_len(e, maplen),
2597 PCI_DMA_FROMDEVICE);
2598
2599 status = rd->status;
2600 if ((control & (BMU_EOF|BMU_STF)) != (BMU_STF|BMU_EOF)
2601 || len > dev->mtu + VLAN_ETH_HLEN
2602 || bad_phy_status(hw, status)) {
2603 skge_rx_error(skge, e - ring->start, control, status);
2604 dev_kfree_skb(skb);
2605 continue;
2606 }
2607
2608 if (netif_msg_rx_status(skge))
2609 printk(KERN_DEBUG PFX "%s: rx slot %d status 0x%x len %d\n",
2610 dev->name, e - ring->start, rd->status, len);
2611
2612 skb_put(skb, len);
2613 skb->protocol = eth_type_trans(skb, dev);
2614
2615 if (skge->rx_csum) {
2616 skb->csum = le16_to_cpu(rd->csum2);
2617 skb->ip_summed = CHECKSUM_HW;
2618 }
2619
2620 dev->last_rx = jiffies;
2621 netif_receive_skb(skb);
2622
2623 ++work_done;
2624 }
2625 ring->to_clean = e;
2626
2627 *budget -= work_done;
2628 dev->quota -= work_done;
2629 done = work_done < to_do;
2630
2631 if (skge_rx_fill(skge))
2632 done = 0;
2633
2634 /* restart receiver */
2635 wmb();
2636 skge_write8(hw, Q_ADDR(rxqaddr[skge->port], Q_CSR),
2637 CSR_START | CSR_IRQ_CL_F);
2638
2639 if (done) {
2640 local_irq_disable();
2641 hw->intr_mask |= irqmask[skge->port];
2642 /* Order is important since data can get interrupted */
2643 skge_write32(hw, B0_IMSK, hw->intr_mask);
2644 __netif_rx_complete(dev);
2645 local_irq_enable();
2646 }
2647
2648 return !done;
2649}
2650
2651static inline void skge_tx_intr(struct net_device *dev)
2652{
2653 struct skge_port *skge = netdev_priv(dev);
2654 struct skge_hw *hw = skge->hw;
2655 struct skge_ring *ring = &skge->tx_ring;
2656 struct skge_element *e;
2657
2658 spin_lock(&skge->tx_lock);
2659 for(e = ring->to_clean; e != ring->to_use; e = e->next) {
2660 struct skge_tx_desc *td = e->desc;
2661 u32 control;
2662
2663 rmb();
2664 control = td->control;
2665 if (control & BMU_OWN)
2666 break;
2667
2668 if (unlikely(netif_msg_tx_done(skge)))
2669 printk(KERN_DEBUG PFX "%s: tx done slot %d status 0x%x\n",
2670 dev->name, e - ring->start, td->status);
2671
2672 skge_tx_free(hw, e);
2673 e->skb = NULL;
2674 ++skge->tx_avail;
2675 }
2676 ring->to_clean = e;
2677 skge_write8(hw, Q_ADDR(txqaddr[skge->port], Q_CSR), CSR_IRQ_CL_F);
2678
2679 if (skge->tx_avail > MAX_SKB_FRAGS + 1)
2680 netif_wake_queue(dev);
2681
2682 spin_unlock(&skge->tx_lock);
2683}
2684
2685static void skge_mac_parity(struct skge_hw *hw, int port)
2686{
2687 printk(KERN_ERR PFX "%s: mac data parity error\n",
2688 hw->dev[port] ? hw->dev[port]->name
2689 : (port == 0 ? "(port A)": "(port B"));
2690
2691 if (hw->chip_id == CHIP_ID_GENESIS)
2692 skge_write16(hw, SKGEMAC_REG(port, TX_MFF_CTRL1),
2693 MFF_CLR_PERR);
2694 else
2695 /* HW-Bug #8: cleared by GMF_CLI_TX_FC instead of GMF_CLI_TX_PE */
2696 skge_write8(hw, SKGEMAC_REG(port, TX_GMF_CTRL_T),
2697 (hw->chip_id == CHIP_ID_YUKON && chip_rev(hw) == 0)
2698 ? GMF_CLI_TX_FC : GMF_CLI_TX_PE);
2699}
2700
2701static void skge_pci_clear(struct skge_hw *hw)
2702{
2703 u16 status;
2704
2705 status = skge_read16(hw, SKGEPCI_REG(PCI_STATUS));
2706 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_ON);
2707 skge_write16(hw, SKGEPCI_REG(PCI_STATUS),
2708 status | PCI_STATUS_ERROR_BITS);
2709 skge_write8(hw, B2_TST_CTRL1, TST_CFG_WRITE_OFF);
2710}
2711
2712static void skge_mac_intr(struct skge_hw *hw, int port)
2713{
2714 if (hw->chip_id == CHIP_ID_GENESIS)
2715 genesis_mac_intr(hw, port);
2716 else
2717 yukon_mac_intr(hw, port);
2718}
2719
2720/* Handle device specific framing and timeout interrupts */
2721static void skge_error_irq(struct skge_hw *hw)
2722{
2723 u32 hwstatus = skge_read32(hw, B0_HWE_ISRC);
2724
2725 if (hw->chip_id == CHIP_ID_GENESIS) {
2726 /* clear xmac errors */
2727 if (hwstatus & (IS_NO_STAT_M1|IS_NO_TIST_M1))
2728 skge_write16(hw, SKGEMAC_REG(0, RX_MFF_CTRL1), MFF_CLR_INSTAT);
2729 if (hwstatus & (IS_NO_STAT_M2|IS_NO_TIST_M2))
2730 skge_write16(hw, SKGEMAC_REG(0, RX_MFF_CTRL2), MFF_CLR_INSTAT);
2731 } else {
2732 /* Timestamp (unused) overflow */
2733 if (hwstatus & IS_IRQ_TIST_OV)
2734 skge_write8(hw, GMAC_TI_ST_CTRL, GMT_ST_CLR_IRQ);
2735
2736 if (hwstatus & IS_IRQ_SENSOR) {
2737 /* no sensors on 32-bit Yukon */
2738 if (!(skge_read16(hw, B0_CTST) & CS_BUS_SLOT_SZ)) {
2739 printk(KERN_ERR PFX "ignoring bogus sensor interrups\n");
2740 skge_write32(hw, B0_HWE_IMSK,
2741 IS_ERR_MSK & ~IS_IRQ_SENSOR);
2742 } else
2743 printk(KERN_WARNING PFX "sensor interrupt\n");
2744 }
2745
2746
2747 }
2748
2749 if (hwstatus & IS_RAM_RD_PAR) {
2750 printk(KERN_ERR PFX "Ram read data parity error\n");
2751 skge_write16(hw, B3_RI_CTRL, RI_CLR_RD_PERR);
2752 }
2753
2754 if (hwstatus & IS_RAM_WR_PAR) {
2755 printk(KERN_ERR PFX "Ram write data parity error\n");
2756 skge_write16(hw, B3_RI_CTRL, RI_CLR_WR_PERR);
2757 }
2758
2759 if (hwstatus & IS_M1_PAR_ERR)
2760 skge_mac_parity(hw, 0);
2761
2762 if (hwstatus & IS_M2_PAR_ERR)
2763 skge_mac_parity(hw, 1);
2764
2765 if (hwstatus & IS_R1_PAR_ERR)
2766 skge_write32(hw, B0_R1_CSR, CSR_IRQ_CL_P);
2767
2768 if (hwstatus & IS_R2_PAR_ERR)
2769 skge_write32(hw, B0_R2_CSR, CSR_IRQ_CL_P);
2770
2771 if (hwstatus & (IS_IRQ_MST_ERR|IS_IRQ_STAT)) {
2772 printk(KERN_ERR PFX "hardware error detected (status 0x%x)\n",
2773 hwstatus);
2774
2775 skge_pci_clear(hw);
2776
2777 hwstatus = skge_read32(hw, B0_HWE_ISRC);
2778 if (hwstatus & IS_IRQ_STAT) {
2779 printk(KERN_WARNING PFX "IRQ status %x: still set ignoring hardware errors\n",
2780 hwstatus);
2781 hw->intr_mask &= ~IS_HW_ERR;
2782 }
2783 }
2784}
2785
2786/*
2787 * Interrrupt from PHY are handled in tasklet (soft irq)
2788 * because accessing phy registers requires spin wait which might
2789 * cause excess interrupt latency.
2790 */
2791static void skge_extirq(unsigned long data)
2792{
2793 struct skge_hw *hw = (struct skge_hw *) data;
2794 int port;
2795
2796 spin_lock(&hw->phy_lock);
2797 for (port = 0; port < 2; port++) {
2798 struct net_device *dev = hw->dev[port];
2799
2800 if (dev && netif_running(dev)) {
2801 struct skge_port *skge = netdev_priv(dev);
2802
2803 if (hw->chip_id != CHIP_ID_GENESIS)
2804 yukon_phy_intr(skge);
2805 else if (hw->phy_type == SK_PHY_BCOM)
2806 genesis_bcom_intr(skge);
2807 }
2808 }
2809 spin_unlock(&hw->phy_lock);
2810
2811 local_irq_disable();
2812 hw->intr_mask |= IS_EXT_REG;
2813 skge_write32(hw, B0_IMSK, hw->intr_mask);
2814 local_irq_enable();
2815}
2816
2817static irqreturn_t skge_intr(int irq, void *dev_id, struct pt_regs *regs)
2818{
2819 struct skge_hw *hw = dev_id;
2820 u32 status = skge_read32(hw, B0_SP_ISRC);
2821
2822 if (status == 0 || status == ~0) /* hotplug or shared irq */
2823 return IRQ_NONE;
2824
2825 status &= hw->intr_mask;
2826
2827 if ((status & IS_R1_F) && netif_rx_schedule_prep(hw->dev[0])) {
2828 status &= ~IS_R1_F;
2829 hw->intr_mask &= ~IS_R1_F;
2830 skge_write32(hw, B0_IMSK, hw->intr_mask);
2831 __netif_rx_schedule(hw->dev[0]);
2832 }
2833
2834 if ((status & IS_R2_F) && netif_rx_schedule_prep(hw->dev[1])) {
2835 status &= ~IS_R2_F;
2836 hw->intr_mask &= ~IS_R2_F;
2837 skge_write32(hw, B0_IMSK, hw->intr_mask);
2838 __netif_rx_schedule(hw->dev[1]);
2839 }
2840
2841 if (status & IS_XA1_F)
2842 skge_tx_intr(hw->dev[0]);
2843
2844 if (status & IS_XA2_F)
2845 skge_tx_intr(hw->dev[1]);
2846
2847 if (status & IS_MAC1)
2848 skge_mac_intr(hw, 0);
2849
2850 if (status & IS_MAC2)
2851 skge_mac_intr(hw, 1);
2852
2853 if (status & IS_HW_ERR)
2854 skge_error_irq(hw);
2855
2856 if (status & IS_EXT_REG) {
2857 hw->intr_mask &= ~IS_EXT_REG;
2858 tasklet_schedule(&hw->ext_tasklet);
2859 }
2860
2861 if (status)
2862 skge_write32(hw, B0_IMSK, hw->intr_mask);
2863
2864 return IRQ_HANDLED;
2865}
2866
2867#ifdef CONFIG_NET_POLL_CONTROLLER
2868static void skge_netpoll(struct net_device *dev)
2869{
2870 struct skge_port *skge = netdev_priv(dev);
2871
2872 disable_irq(dev->irq);
2873 skge_intr(dev->irq, skge->hw, NULL);
2874 enable_irq(dev->irq);
2875}
2876#endif
2877
2878static int skge_set_mac_address(struct net_device *dev, void *p)
2879{
2880 struct skge_port *skge = netdev_priv(dev);
2881 struct sockaddr *addr = p;
2882 int err = 0;
2883
2884 if (!is_valid_ether_addr(addr->sa_data))
2885 return -EADDRNOTAVAIL;
2886
2887 skge_down(dev);
2888 memcpy(dev->dev_addr, addr->sa_data, ETH_ALEN);
2889 memcpy_toio(skge->hw->regs + B2_MAC_1 + skge->port*8,
2890 dev->dev_addr, ETH_ALEN);
2891 memcpy_toio(skge->hw->regs + B2_MAC_2 + skge->port*8,
2892 dev->dev_addr, ETH_ALEN);
2893 if (dev->flags & IFF_UP)
2894 err = skge_up(dev);
2895 return err;
2896}
2897
2898static const struct {
2899 u8 id;
2900 const char *name;
2901} skge_chips[] = {
2902 { CHIP_ID_GENESIS, "Genesis" },
2903 { CHIP_ID_YUKON, "Yukon" },
2904 { CHIP_ID_YUKON_LITE, "Yukon-Lite"},
2905 { CHIP_ID_YUKON_LP, "Yukon-LP"},
2906 { CHIP_ID_YUKON_XL, "Yukon-2 XL"},
2907 { CHIP_ID_YUKON_EC, "YUKON-2 EC"},
2908 { CHIP_ID_YUKON_FE, "YUKON-2 FE"},
2909};
2910
2911static const char *skge_board_name(const struct skge_hw *hw)
2912{
2913 int i;
2914 static char buf[16];
2915
2916 for (i = 0; i < ARRAY_SIZE(skge_chips); i++)
2917 if (skge_chips[i].id == hw->chip_id)
2918 return skge_chips[i].name;
2919
2920 snprintf(buf, sizeof buf, "chipid 0x%x", hw->chip_id);
2921 return buf;
2922}
2923
2924
2925/*
2926 * Setup the board data structure, but don't bring up
2927 * the port(s)
2928 */
2929static int skge_reset(struct skge_hw *hw)
2930{
2931 u16 ctst;
2932 u8 t8;
2933 int i, ports;
2934
2935 ctst = skge_read16(hw, B0_CTST);
2936
2937 /* do a SW reset */
2938 skge_write8(hw, B0_CTST, CS_RST_SET);
2939 skge_write8(hw, B0_CTST, CS_RST_CLR);
2940
2941 /* clear PCI errors, if any */
2942 skge_pci_clear(hw);
2943
2944 skge_write8(hw, B0_CTST, CS_MRST_CLR);
2945
2946 /* restore CLK_RUN bits (for Yukon-Lite) */
2947 skge_write16(hw, B0_CTST,
2948 ctst & (CS_CLK_RUN_HOT|CS_CLK_RUN_RST|CS_CLK_RUN_ENA));
2949
2950 hw->chip_id = skge_read8(hw, B2_CHIP_ID);
2951 hw->phy_type = skge_read8(hw, B2_E_1) & 0xf;
2952 hw->pmd_type = skge_read8(hw, B2_PMD_TYP);
2953
2954 switch(hw->chip_id) {
2955 case CHIP_ID_GENESIS:
2956 switch (hw->phy_type) {
2957 case SK_PHY_XMAC:
2958 hw->phy_addr = PHY_ADDR_XMAC;
2959 break;
2960 case SK_PHY_BCOM:
2961 hw->phy_addr = PHY_ADDR_BCOM;
2962 break;
2963 default:
2964 printk(KERN_ERR PFX "%s: unsupported phy type 0x%x\n",
2965 pci_name(hw->pdev), hw->phy_type);
2966 return -EOPNOTSUPP;
2967 }
2968 break;
2969
2970 case CHIP_ID_YUKON:
2971 case CHIP_ID_YUKON_LITE:
2972 case CHIP_ID_YUKON_LP:
2973 if (hw->phy_type < SK_PHY_MARV_COPPER && hw->pmd_type != 'S')
2974 hw->phy_type = SK_PHY_MARV_COPPER;
2975
2976 hw->phy_addr = PHY_ADDR_MARV;
2977 if (!iscopper(hw))
2978 hw->phy_type = SK_PHY_MARV_FIBER;
2979
2980 break;
2981
2982 default:
2983 printk(KERN_ERR PFX "%s: unsupported chip type 0x%x\n",
2984 pci_name(hw->pdev), hw->chip_id);
2985 return -EOPNOTSUPP;
2986 }
2987
2988 hw->mac_cfg = skge_read8(hw, B2_MAC_CFG);
2989 ports = isdualport(hw) ? 2 : 1;
2990
2991 /* read the adapters RAM size */
2992 t8 = skge_read8(hw, B2_E_0);
2993 if (hw->chip_id == CHIP_ID_GENESIS) {
2994 if (t8 == 3) {
2995 /* special case: 4 x 64k x 36, offset = 0x80000 */
2996 hw->ram_size = 0x100000;
2997 hw->ram_offset = 0x80000;
2998 } else
2999 hw->ram_size = t8 * 512;
3000 }
3001 else if (t8 == 0)
3002 hw->ram_size = 0x20000;
3003 else
3004 hw->ram_size = t8 * 4096;
3005
3006 if (hw->chip_id == CHIP_ID_GENESIS)
3007 genesis_init(hw);
3008 else {
3009 /* switch power to VCC (WA for VAUX problem) */
3010 skge_write8(hw, B0_POWER_CTRL,
3011 PC_VAUX_ENA | PC_VCC_ENA | PC_VAUX_OFF | PC_VCC_ON);
3012 for (i = 0; i < ports; i++) {
3013 skge_write16(hw, SKGEMAC_REG(i, GMAC_LINK_CTRL), GMLC_RST_SET);
3014 skge_write16(hw, SKGEMAC_REG(i, GMAC_LINK_CTRL), GMLC_RST_CLR);
3015 }
3016 }
3017
3018 /* turn off hardware timer (unused) */
3019 skge_write8(hw, B2_TI_CTRL, TIM_STOP);
3020 skge_write8(hw, B2_TI_CTRL, TIM_CLR_IRQ);
3021 skge_write8(hw, B0_LED, LED_STAT_ON);
3022
3023 /* enable the Tx Arbiters */
3024 for (i = 0; i < ports; i++)
3025 skge_write8(hw, SKGEMAC_REG(i, TXA_CTRL), TXA_ENA_ARB);
3026
3027 /* Initialize ram interface */
3028 skge_write16(hw, B3_RI_CTRL, RI_RST_CLR);
3029
3030 skge_write8(hw, B3_RI_WTO_R1, SK_RI_TO_53);
3031 skge_write8(hw, B3_RI_WTO_XA1, SK_RI_TO_53);
3032 skge_write8(hw, B3_RI_WTO_XS1, SK_RI_TO_53);
3033 skge_write8(hw, B3_RI_RTO_R1, SK_RI_TO_53);
3034 skge_write8(hw, B3_RI_RTO_XA1, SK_RI_TO_53);
3035 skge_write8(hw, B3_RI_RTO_XS1, SK_RI_TO_53);
3036 skge_write8(hw, B3_RI_WTO_R2, SK_RI_TO_53);
3037 skge_write8(hw, B3_RI_WTO_XA2, SK_RI_TO_53);
3038 skge_write8(hw, B3_RI_WTO_XS2, SK_RI_TO_53);
3039 skge_write8(hw, B3_RI_RTO_R2, SK_RI_TO_53);
3040 skge_write8(hw, B3_RI_RTO_XA2, SK_RI_TO_53);
3041 skge_write8(hw, B3_RI_RTO_XS2, SK_RI_TO_53);
3042
3043 skge_write32(hw, B0_HWE_IMSK, IS_ERR_MSK);
3044
3045 /* Set interrupt moderation for Transmit only
3046 * Receive interrupts avoided by NAPI
3047 */
3048 skge_write32(hw, B2_IRQM_MSK, IS_XA1_F|IS_XA2_F);
3049 skge_write32(hw, B2_IRQM_INI, skge_usecs2clk(hw, 100));
3050 skge_write32(hw, B2_IRQM_CTRL, TIM_START);
3051
3052 hw->intr_mask = IS_HW_ERR | IS_EXT_REG | IS_PORT_1;
3053 if (isdualport(hw))
3054 hw->intr_mask |= IS_PORT_2;
3055 skge_write32(hw, B0_IMSK, hw->intr_mask);
3056
3057 if (hw->chip_id != CHIP_ID_GENESIS)
3058 skge_write8(hw, GMAC_IRQ_MSK, 0);
3059
3060 spin_lock_bh(&hw->phy_lock);
3061 for (i = 0; i < ports; i++) {
3062 if (hw->chip_id == CHIP_ID_GENESIS)
3063 genesis_reset(hw, i);
3064 else
3065 yukon_reset(hw, i);
3066 }
3067 spin_unlock_bh(&hw->phy_lock);
3068
3069 return 0;
3070}
3071
3072/* Initialize network device */
3073static struct net_device *skge_devinit(struct skge_hw *hw, int port)
3074{
3075 struct skge_port *skge;
3076 struct net_device *dev = alloc_etherdev(sizeof(*skge));
3077
3078 if (!dev) {
3079 printk(KERN_ERR "skge etherdev alloc failed");
3080 return NULL;
3081 }
3082
3083 SET_MODULE_OWNER(dev);
3084 SET_NETDEV_DEV(dev, &hw->pdev->dev);
3085 dev->open = skge_up;
3086 dev->stop = skge_down;
3087 dev->hard_start_xmit = skge_xmit_frame;
3088 dev->get_stats = skge_get_stats;
3089 if (hw->chip_id == CHIP_ID_GENESIS)
3090 dev->set_multicast_list = genesis_set_multicast;
3091 else
3092 dev->set_multicast_list = yukon_set_multicast;
3093
3094 dev->set_mac_address = skge_set_mac_address;
3095 dev->change_mtu = skge_change_mtu;
3096 SET_ETHTOOL_OPS(dev, &skge_ethtool_ops);
3097 dev->tx_timeout = skge_tx_timeout;
3098 dev->watchdog_timeo = TX_WATCHDOG;
3099 dev->poll = skge_poll;
3100 dev->weight = NAPI_WEIGHT;
3101#ifdef CONFIG_NET_POLL_CONTROLLER
3102 dev->poll_controller = skge_netpoll;
3103#endif
3104 dev->irq = hw->pdev->irq;
3105 dev->features = NETIF_F_LLTX;
3106
3107 skge = netdev_priv(dev);
3108 skge->netdev = dev;
3109 skge->hw = hw;
3110 skge->msg_enable = netif_msg_init(debug, default_msg);
3111 skge->tx_ring.count = DEFAULT_TX_RING_SIZE;
3112 skge->rx_ring.count = DEFAULT_RX_RING_SIZE;
3113
3114 /* Auto speed and flow control */
3115 skge->autoneg = AUTONEG_ENABLE;
3116 skge->flow_control = FLOW_MODE_SYMMETRIC;
3117 skge->duplex = -1;
3118 skge->speed = -1;
3119 skge->advertising = skge_modes(hw);
3120
3121 hw->dev[port] = dev;
3122
3123 skge->port = port;
3124
3125 spin_lock_init(&skge->tx_lock);
3126
3127 init_timer(&skge->link_check);
3128 skge->link_check.function = skge_link_timer;
3129 skge->link_check.data = (unsigned long) skge;
3130
3131 init_timer(&skge->led_blink);
3132 skge->led_blink.function = skge_blink_timer;
3133 skge->led_blink.data = (unsigned long) skge;
3134
3135 if (hw->chip_id != CHIP_ID_GENESIS) {
3136 dev->features |= NETIF_F_IP_CSUM | NETIF_F_SG;
3137 skge->rx_csum = 1;
3138 }
3139
3140 /* read the mac address */
3141 memcpy_fromio(dev->dev_addr, hw->regs + B2_MAC_1 + port*8, ETH_ALEN);
3142
3143 /* device is off until link detection */
3144 netif_carrier_off(dev);
3145 netif_stop_queue(dev);
3146
3147 return dev;
3148}
3149
3150static void __devinit skge_show_addr(struct net_device *dev)
3151{
3152 const struct skge_port *skge = netdev_priv(dev);
3153
3154 if (netif_msg_probe(skge))
3155 printk(KERN_INFO PFX "%s: addr %02x:%02x:%02x:%02x:%02x:%02x\n",
3156 dev->name,
3157 dev->dev_addr[0], dev->dev_addr[1], dev->dev_addr[2],
3158 dev->dev_addr[3], dev->dev_addr[4], dev->dev_addr[5]);
3159}
3160
3161static int __devinit skge_probe(struct pci_dev *pdev,
3162 const struct pci_device_id *ent)
3163{
3164 struct net_device *dev, *dev1;
3165 struct skge_hw *hw;
3166 int err, using_dac = 0;
3167
3168 if ((err = pci_enable_device(pdev))) {
3169 printk(KERN_ERR PFX "%s cannot enable PCI device\n",
3170 pci_name(pdev));
3171 goto err_out;
3172 }
3173
3174 if ((err = pci_request_regions(pdev, DRV_NAME))) {
3175 printk(KERN_ERR PFX "%s cannot obtain PCI resources\n",
3176 pci_name(pdev));
3177 goto err_out_disable_pdev;
3178 }
3179
3180 pci_set_master(pdev);
3181
3182 if (!(err = pci_set_dma_mask(pdev, DMA_64BIT_MASK)))
3183 using_dac = 1;
3184 else if (!(err = pci_set_dma_mask(pdev, DMA_32BIT_MASK))) {
3185 printk(KERN_ERR PFX "%s no usable DMA configuration\n",
3186 pci_name(pdev));
3187 goto err_out_free_regions;
3188 }
3189
3190#ifdef __BIG_ENDIAN
3191 /* byte swap decriptors in hardware */
3192 {
3193 u32 reg;
3194
3195 pci_read_config_dword(pdev, PCI_DEV_REG2, &reg);
3196 reg |= PCI_REV_DESC;
3197 pci_write_config_dword(pdev, PCI_DEV_REG2, reg);
3198 }
3199#endif
3200
3201 err = -ENOMEM;
3202 hw = kmalloc(sizeof(*hw), GFP_KERNEL);
3203 if (!hw) {
3204 printk(KERN_ERR PFX "%s: cannot allocate hardware struct\n",
3205 pci_name(pdev));
3206 goto err_out_free_regions;
3207 }
3208
3209 memset(hw, 0, sizeof(*hw));
3210 hw->pdev = pdev;
3211 spin_lock_init(&hw->phy_lock);
3212 tasklet_init(&hw->ext_tasklet, skge_extirq, (unsigned long) hw);
3213
3214 hw->regs = ioremap_nocache(pci_resource_start(pdev, 0), 0x4000);
3215 if (!hw->regs) {
3216 printk(KERN_ERR PFX "%s: cannot map device registers\n",
3217 pci_name(pdev));
3218 goto err_out_free_hw;
3219 }
3220
3221 if ((err = request_irq(pdev->irq, skge_intr, SA_SHIRQ, DRV_NAME, hw))) {
3222 printk(KERN_ERR PFX "%s: cannot assign irq %d\n",
3223 pci_name(pdev), pdev->irq);
3224 goto err_out_iounmap;
3225 }
3226 pci_set_drvdata(pdev, hw);
3227
3228 err = skge_reset(hw);
3229 if (err)
3230 goto err_out_free_irq;
3231
3232 printk(KERN_INFO PFX "addr 0x%lx irq %d chip %s rev %d\n",
3233 pci_resource_start(pdev, 0), pdev->irq,
3234 skge_board_name(hw), chip_rev(hw));
3235
3236 if ((dev = skge_devinit(hw, 0)) == NULL)
3237 goto err_out_led_off;
3238
3239 if (using_dac)
3240 dev->features |= NETIF_F_HIGHDMA;
3241
3242 if ((err = register_netdev(dev))) {
3243 printk(KERN_ERR PFX "%s: cannot register net device\n",
3244 pci_name(pdev));
3245 goto err_out_free_netdev;
3246 }
3247
3248 skge_show_addr(dev);
3249
3250 if (isdualport(hw) && (dev1 = skge_devinit(hw, 1))) {
3251 if (using_dac)
3252 dev1->features |= NETIF_F_HIGHDMA;
3253
3254 if (register_netdev(dev1) == 0)
3255 skge_show_addr(dev1);
3256 else {
3257 /* Failure to register second port need not be fatal */
3258 printk(KERN_WARNING PFX "register of second port failed\n");
3259 hw->dev[1] = NULL;
3260 free_netdev(dev1);
3261 }
3262 }
3263
3264 return 0;
3265
3266err_out_free_netdev:
3267 free_netdev(dev);
3268err_out_led_off:
3269 skge_write16(hw, B0_LED, LED_STAT_OFF);
3270err_out_free_irq:
3271 free_irq(pdev->irq, hw);
3272err_out_iounmap:
3273 iounmap(hw->regs);
3274err_out_free_hw:
3275 kfree(hw);
3276err_out_free_regions:
3277 pci_release_regions(pdev);
3278err_out_disable_pdev:
3279 pci_disable_device(pdev);
3280 pci_set_drvdata(pdev, NULL);
3281err_out:
3282 return err;
3283}
3284
3285static void __devexit skge_remove(struct pci_dev *pdev)
3286{
3287 struct skge_hw *hw = pci_get_drvdata(pdev);
3288 struct net_device *dev0, *dev1;
3289
3290 if(!hw)
3291 return;
3292
3293 if ((dev1 = hw->dev[1]))
3294 unregister_netdev(dev1);
3295 dev0 = hw->dev[0];
3296 unregister_netdev(dev0);
3297
3298 tasklet_kill(&hw->ext_tasklet);
3299
3300 free_irq(pdev->irq, hw);
3301 pci_release_regions(pdev);
3302 pci_disable_device(pdev);
3303 if (dev1)
3304 free_netdev(dev1);
3305 free_netdev(dev0);
3306 skge_write16(hw, B0_LED, LED_STAT_OFF);
3307 iounmap(hw->regs);
3308 kfree(hw);
3309 pci_set_drvdata(pdev, NULL);
3310}
3311
3312#ifdef CONFIG_PM
3313static int skge_suspend(struct pci_dev *pdev, u32 state)
3314{
3315 struct skge_hw *hw = pci_get_drvdata(pdev);
3316 int i, wol = 0;
3317
3318 for(i = 0; i < 2; i++) {
3319 struct net_device *dev = hw->dev[i];
3320
3321 if (dev) {
3322 struct skge_port *skge = netdev_priv(dev);
3323 if (netif_running(dev)) {
3324 netif_carrier_off(dev);
3325 skge_down(dev);
3326 }
3327 netif_device_detach(dev);
3328 wol |= skge->wol;
3329 }
3330 }
3331
3332 pci_save_state(pdev);
3333 pci_enable_wake(pdev, state, wol);
3334 pci_disable_device(pdev);
3335 pci_set_power_state(pdev, pci_choose_state(pdev, state));
3336
3337 return 0;
3338}
3339
3340static int skge_resume(struct pci_dev *pdev)
3341{
3342 struct skge_hw *hw = pci_get_drvdata(pdev);
3343 int i;
3344
3345 pci_set_power_state(pdev, PCI_D0);
3346 pci_restore_state(pdev);
3347 pci_enable_wake(pdev, PCI_D0, 0);
3348
3349 skge_reset(hw);
3350
3351 for(i = 0; i < 2; i++) {
3352 struct net_device *dev = hw->dev[i];
3353 if (dev) {
3354 netif_device_attach(dev);
3355 if(netif_running(dev))
3356 skge_up(dev);
3357 }
3358 }
3359 return 0;
3360}
3361#endif
3362
3363static struct pci_driver skge_driver = {
3364 .name = DRV_NAME,
3365 .id_table = skge_id_table,
3366 .probe = skge_probe,
3367 .remove = __devexit_p(skge_remove),
3368#ifdef CONFIG_PM
3369 .suspend = skge_suspend,
3370 .resume = skge_resume,
3371#endif
3372};
3373
3374static int __init skge_init_module(void)
3375{
3376 return pci_module_init(&skge_driver);
3377}
3378
3379static void __exit skge_cleanup_module(void)
3380{
3381 pci_unregister_driver(&skge_driver);
3382}
3383
3384module_init(skge_init_module);
3385module_exit(skge_cleanup_module);
diff --git a/drivers/net/skge.h b/drivers/net/skge.h
new file mode 100644
index 000000000000..36c62b68fab4
--- /dev/null
+++ b/drivers/net/skge.h
@@ -0,0 +1,3005 @@
1/*
2 * Definitions for the new Marvell Yukon / SysKonenct driver.
3 */
4#ifndef _SKGE_H
5#define _SKGE_H
6
7/* PCI config registers */
8#define PCI_DEV_REG1 0x40
9#define PCI_DEV_REG2 0x44
10#ifndef PCI_VPD
11#define PCI_VPD 0x50
12#endif
13
14/* PCI_OUR_REG_2 32 bit Our Register 2 */
15enum {
16 PCI_VPD_WR_THR = 0xff<<24, /* Bit 31..24: VPD Write Threshold */
17 PCI_DEV_SEL = 0x7f<<17, /* Bit 23..17: EEPROM Device Select */
18 PCI_VPD_ROM_SZ = 7 <<14, /* Bit 16..14: VPD ROM Size */
19 /* Bit 13..12: reserved */
20 PCI_EN_DUMMY_RD = 1<<3, /* Enable Dummy Read */
21 PCI_REV_DESC = 1<<2, /* Reverse Desc. Bytes */
22 PCI_USEDATA64 = 1<<0, /* Use 64Bit Data bus ext */
23};
24
25/* PCI_VPD_ADR_REG 16 bit VPD Address Register */
26enum {
27 PCI_VPD_FLAG = 1<<15, /* starts VPD rd/wr cycle */
28 PCI_VPD_ADR_MSK =0x7fffL, /* Bit 14.. 0: VPD Address Mask */
29 VPD_RES_ID = 0x82,
30 VPD_RES_READ = 0x90,
31 VPD_RES_WRITE = 0x81,
32 VPD_RES_END = 0x78,
33};
34
35
36#define PCI_STATUS_ERROR_BITS (PCI_STATUS_DETECTED_PARITY | \
37 PCI_STATUS_SIG_SYSTEM_ERROR | \
38 PCI_STATUS_REC_MASTER_ABORT | \
39 PCI_STATUS_REC_TARGET_ABORT | \
40 PCI_STATUS_PARITY)
41
42
43enum csr_regs {
44 B0_RAP = 0x0000,
45 B0_CTST = 0x0004,
46 B0_LED = 0x0006,
47 B0_POWER_CTRL = 0x0007,
48 B0_ISRC = 0x0008,
49 B0_IMSK = 0x000c,
50 B0_HWE_ISRC = 0x0010,
51 B0_HWE_IMSK = 0x0014,
52 B0_SP_ISRC = 0x0018,
53 B0_XM1_IMSK = 0x0020,
54 B0_XM1_ISRC = 0x0028,
55 B0_XM1_PHY_ADDR = 0x0030,
56 B0_XM1_PHY_DATA = 0x0034,
57 B0_XM2_IMSK = 0x0040,
58 B0_XM2_ISRC = 0x0048,
59 B0_XM2_PHY_ADDR = 0x0050,
60 B0_XM2_PHY_DATA = 0x0054,
61 B0_R1_CSR = 0x0060,
62 B0_R2_CSR = 0x0064,
63 B0_XS1_CSR = 0x0068,
64 B0_XA1_CSR = 0x006c,
65 B0_XS2_CSR = 0x0070,
66 B0_XA2_CSR = 0x0074,
67
68 B2_MAC_1 = 0x0100,
69 B2_MAC_2 = 0x0108,
70 B2_MAC_3 = 0x0110,
71 B2_CONN_TYP = 0x0118,
72 B2_PMD_TYP = 0x0119,
73 B2_MAC_CFG = 0x011a,
74 B2_CHIP_ID = 0x011b,
75 B2_E_0 = 0x011c,
76 B2_E_1 = 0x011d,
77 B2_E_2 = 0x011e,
78 B2_E_3 = 0x011f,
79 B2_FAR = 0x0120,
80 B2_FDP = 0x0124,
81 B2_LD_CTRL = 0x0128,
82 B2_LD_TEST = 0x0129,
83 B2_TI_INI = 0x0130,
84 B2_TI_VAL = 0x0134,
85 B2_TI_CTRL = 0x0138,
86 B2_TI_TEST = 0x0139,
87 B2_IRQM_INI = 0x0140,
88 B2_IRQM_VAL = 0x0144,
89 B2_IRQM_CTRL = 0x0148,
90 B2_IRQM_TEST = 0x0149,
91 B2_IRQM_MSK = 0x014c,
92 B2_IRQM_HWE_MSK = 0x0150,
93 B2_TST_CTRL1 = 0x0158,
94 B2_TST_CTRL2 = 0x0159,
95 B2_GP_IO = 0x015c,
96 B2_I2C_CTRL = 0x0160,
97 B2_I2C_DATA = 0x0164,
98 B2_I2C_IRQ = 0x0168,
99 B2_I2C_SW = 0x016c,
100 B2_BSC_INI = 0x0170,
101 B2_BSC_VAL = 0x0174,
102 B2_BSC_CTRL = 0x0178,
103 B2_BSC_STAT = 0x0179,
104 B2_BSC_TST = 0x017a,
105
106 B3_RAM_ADDR = 0x0180,
107 B3_RAM_DATA_LO = 0x0184,
108 B3_RAM_DATA_HI = 0x0188,
109 B3_RI_WTO_R1 = 0x0190,
110 B3_RI_WTO_XA1 = 0x0191,
111 B3_RI_WTO_XS1 = 0x0192,
112 B3_RI_RTO_R1 = 0x0193,
113 B3_RI_RTO_XA1 = 0x0194,
114 B3_RI_RTO_XS1 = 0x0195,
115 B3_RI_WTO_R2 = 0x0196,
116 B3_RI_WTO_XA2 = 0x0197,
117 B3_RI_WTO_XS2 = 0x0198,
118 B3_RI_RTO_R2 = 0x0199,
119 B3_RI_RTO_XA2 = 0x019a,
120 B3_RI_RTO_XS2 = 0x019b,
121 B3_RI_TO_VAL = 0x019c,
122 B3_RI_CTRL = 0x01a0,
123 B3_RI_TEST = 0x01a2,
124 B3_MA_TOINI_RX1 = 0x01b0,
125 B3_MA_TOINI_RX2 = 0x01b1,
126 B3_MA_TOINI_TX1 = 0x01b2,
127 B3_MA_TOINI_TX2 = 0x01b3,
128 B3_MA_TOVAL_RX1 = 0x01b4,
129 B3_MA_TOVAL_RX2 = 0x01b5,
130 B3_MA_TOVAL_TX1 = 0x01b6,
131 B3_MA_TOVAL_TX2 = 0x01b7,
132 B3_MA_TO_CTRL = 0x01b8,
133 B3_MA_TO_TEST = 0x01ba,
134 B3_MA_RCINI_RX1 = 0x01c0,
135 B3_MA_RCINI_RX2 = 0x01c1,
136 B3_MA_RCINI_TX1 = 0x01c2,
137 B3_MA_RCINI_TX2 = 0x01c3,
138 B3_MA_RCVAL_RX1 = 0x01c4,
139 B3_MA_RCVAL_RX2 = 0x01c5,
140 B3_MA_RCVAL_TX1 = 0x01c6,
141 B3_MA_RCVAL_TX2 = 0x01c7,
142 B3_MA_RC_CTRL = 0x01c8,
143 B3_MA_RC_TEST = 0x01ca,
144 B3_PA_TOINI_RX1 = 0x01d0,
145 B3_PA_TOINI_RX2 = 0x01d4,
146 B3_PA_TOINI_TX1 = 0x01d8,
147 B3_PA_TOINI_TX2 = 0x01dc,
148 B3_PA_TOVAL_RX1 = 0x01e0,
149 B3_PA_TOVAL_RX2 = 0x01e4,
150 B3_PA_TOVAL_TX1 = 0x01e8,
151 B3_PA_TOVAL_TX2 = 0x01ec,
152 B3_PA_CTRL = 0x01f0,
153 B3_PA_TEST = 0x01f2,
154};
155
156/* B0_CTST 16 bit Control/Status register */
157enum {
158 CS_CLK_RUN_HOT = 1<<13,/* CLK_RUN hot m. (YUKON-Lite only) */
159 CS_CLK_RUN_RST = 1<<12,/* CLK_RUN reset (YUKON-Lite only) */
160 CS_CLK_RUN_ENA = 1<<11,/* CLK_RUN enable (YUKON-Lite only) */
161 CS_VAUX_AVAIL = 1<<10,/* VAUX available (YUKON only) */
162 CS_BUS_CLOCK = 1<<9, /* Bus Clock 0/1 = 33/66 MHz */
163 CS_BUS_SLOT_SZ = 1<<8, /* Slot Size 0/1 = 32/64 bit slot */
164 CS_ST_SW_IRQ = 1<<7, /* Set IRQ SW Request */
165 CS_CL_SW_IRQ = 1<<6, /* Clear IRQ SW Request */
166 CS_STOP_DONE = 1<<5, /* Stop Master is finished */
167 CS_STOP_MAST = 1<<4, /* Command Bit to stop the master */
168 CS_MRST_CLR = 1<<3, /* Clear Master reset */
169 CS_MRST_SET = 1<<2, /* Set Master reset */
170 CS_RST_CLR = 1<<1, /* Clear Software reset */
171 CS_RST_SET = 1, /* Set Software reset */
172
173/* B0_LED 8 Bit LED register */
174/* Bit 7.. 2: reserved */
175 LED_STAT_ON = 1<<1, /* Status LED on */
176 LED_STAT_OFF = 1, /* Status LED off */
177
178/* B0_POWER_CTRL 8 Bit Power Control reg (YUKON only) */
179 PC_VAUX_ENA = 1<<7, /* Switch VAUX Enable */
180 PC_VAUX_DIS = 1<<6, /* Switch VAUX Disable */
181 PC_VCC_ENA = 1<<5, /* Switch VCC Enable */
182 PC_VCC_DIS = 1<<4, /* Switch VCC Disable */
183 PC_VAUX_ON = 1<<3, /* Switch VAUX On */
184 PC_VAUX_OFF = 1<<2, /* Switch VAUX Off */
185 PC_VCC_ON = 1<<1, /* Switch VCC On */
186 PC_VCC_OFF = 1<<0, /* Switch VCC Off */
187};
188
189/* B2_IRQM_MSK 32 bit IRQ Moderation Mask */
190enum {
191 IS_ALL_MSK = 0xbffffffful, /* All Interrupt bits */
192 IS_HW_ERR = 1<<31, /* Interrupt HW Error */
193 /* Bit 30: reserved */
194 IS_PA_TO_RX1 = 1<<29, /* Packet Arb Timeout Rx1 */
195 IS_PA_TO_RX2 = 1<<28, /* Packet Arb Timeout Rx2 */
196 IS_PA_TO_TX1 = 1<<27, /* Packet Arb Timeout Tx1 */
197 IS_PA_TO_TX2 = 1<<26, /* Packet Arb Timeout Tx2 */
198 IS_I2C_READY = 1<<25, /* IRQ on end of I2C Tx */
199 IS_IRQ_SW = 1<<24, /* SW forced IRQ */
200 IS_EXT_REG = 1<<23, /* IRQ from LM80 or PHY (GENESIS only) */
201 /* IRQ from PHY (YUKON only) */
202 IS_TIMINT = 1<<22, /* IRQ from Timer */
203 IS_MAC1 = 1<<21, /* IRQ from MAC 1 */
204 IS_LNK_SYNC_M1 = 1<<20, /* Link Sync Cnt wrap MAC 1 */
205 IS_MAC2 = 1<<19, /* IRQ from MAC 2 */
206 IS_LNK_SYNC_M2 = 1<<18, /* Link Sync Cnt wrap MAC 2 */
207/* Receive Queue 1 */
208 IS_R1_B = 1<<17, /* Q_R1 End of Buffer */
209 IS_R1_F = 1<<16, /* Q_R1 End of Frame */
210 IS_R1_C = 1<<15, /* Q_R1 Encoding Error */
211/* Receive Queue 2 */
212 IS_R2_B = 1<<14, /* Q_R2 End of Buffer */
213 IS_R2_F = 1<<13, /* Q_R2 End of Frame */
214 IS_R2_C = 1<<12, /* Q_R2 Encoding Error */
215/* Synchronous Transmit Queue 1 */
216 IS_XS1_B = 1<<11, /* Q_XS1 End of Buffer */
217 IS_XS1_F = 1<<10, /* Q_XS1 End of Frame */
218 IS_XS1_C = 1<<9, /* Q_XS1 Encoding Error */
219/* Asynchronous Transmit Queue 1 */
220 IS_XA1_B = 1<<8, /* Q_XA1 End of Buffer */
221 IS_XA1_F = 1<<7, /* Q_XA1 End of Frame */
222 IS_XA1_C = 1<<6, /* Q_XA1 Encoding Error */
223/* Synchronous Transmit Queue 2 */
224 IS_XS2_B = 1<<5, /* Q_XS2 End of Buffer */
225 IS_XS2_F = 1<<4, /* Q_XS2 End of Frame */
226 IS_XS2_C = 1<<3, /* Q_XS2 Encoding Error */
227/* Asynchronous Transmit Queue 2 */
228 IS_XA2_B = 1<<2, /* Q_XA2 End of Buffer */
229 IS_XA2_F = 1<<1, /* Q_XA2 End of Frame */
230 IS_XA2_C = 1<<0, /* Q_XA2 Encoding Error */
231
232 IS_PORT_1 = IS_XA1_F| IS_R1_F| IS_MAC1,
233 IS_PORT_2 = IS_XA2_F| IS_R2_F| IS_MAC2,
234};
235
236
237/* B2_IRQM_HWE_MSK 32 bit IRQ Moderation HW Error Mask */
238enum {
239 IS_ERR_MSK = 0x00003fff,/* All Error bits */
240
241 IS_IRQ_TIST_OV = 1<<13, /* Time Stamp Timer Overflow (YUKON only) */
242 IS_IRQ_SENSOR = 1<<12, /* IRQ from Sensor (YUKON only) */
243 IS_IRQ_MST_ERR = 1<<11, /* IRQ master error detected */
244 IS_IRQ_STAT = 1<<10, /* IRQ status exception */
245 IS_NO_STAT_M1 = 1<<9, /* No Rx Status from MAC 1 */
246 IS_NO_STAT_M2 = 1<<8, /* No Rx Status from MAC 2 */
247 IS_NO_TIST_M1 = 1<<7, /* No Time Stamp from MAC 1 */
248 IS_NO_TIST_M2 = 1<<6, /* No Time Stamp from MAC 2 */
249 IS_RAM_RD_PAR = 1<<5, /* RAM Read Parity Error */
250 IS_RAM_WR_PAR = 1<<4, /* RAM Write Parity Error */
251 IS_M1_PAR_ERR = 1<<3, /* MAC 1 Parity Error */
252 IS_M2_PAR_ERR = 1<<2, /* MAC 2 Parity Error */
253 IS_R1_PAR_ERR = 1<<1, /* Queue R1 Parity Error */
254 IS_R2_PAR_ERR = 1<<0, /* Queue R2 Parity Error */
255};
256
257/* B2_TST_CTRL1 8 bit Test Control Register 1 */
258enum {
259 TST_FRC_DPERR_MR = 1<<7, /* force DATAPERR on MST RD */
260 TST_FRC_DPERR_MW = 1<<6, /* force DATAPERR on MST WR */
261 TST_FRC_DPERR_TR = 1<<5, /* force DATAPERR on TRG RD */
262 TST_FRC_DPERR_TW = 1<<4, /* force DATAPERR on TRG WR */
263 TST_FRC_APERR_M = 1<<3, /* force ADDRPERR on MST */
264 TST_FRC_APERR_T = 1<<2, /* force ADDRPERR on TRG */
265 TST_CFG_WRITE_ON = 1<<1, /* Enable Config Reg WR */
266 TST_CFG_WRITE_OFF= 1<<0, /* Disable Config Reg WR */
267};
268
269/* B2_MAC_CFG 8 bit MAC Configuration / Chip Revision */
270enum {
271 CFG_CHIP_R_MSK = 0xf<<4, /* Bit 7.. 4: Chip Revision */
272 /* Bit 3.. 2: reserved */
273 CFG_DIS_M2_CLK = 1<<1, /* Disable Clock for 2nd MAC */
274 CFG_SNG_MAC = 1<<0, /* MAC Config: 0=2 MACs / 1=1 MAC*/
275};
276
277/* B2_CHIP_ID 8 bit Chip Identification Number */
278enum {
279 CHIP_ID_GENESIS = 0x0a, /* Chip ID for GENESIS */
280 CHIP_ID_YUKON = 0xb0, /* Chip ID for YUKON */
281 CHIP_ID_YUKON_LITE = 0xb1, /* Chip ID for YUKON-Lite (Rev. A1-A3) */
282 CHIP_ID_YUKON_LP = 0xb2, /* Chip ID for YUKON-LP */
283 CHIP_ID_YUKON_XL = 0xb3, /* Chip ID for YUKON-2 XL */
284 CHIP_ID_YUKON_EC = 0xb6, /* Chip ID for YUKON-2 EC */
285 CHIP_ID_YUKON_FE = 0xb7, /* Chip ID for YUKON-2 FE */
286
287 CHIP_REV_YU_LITE_A1 = 3, /* Chip Rev. for YUKON-Lite A1,A2 */
288 CHIP_REV_YU_LITE_A3 = 7, /* Chip Rev. for YUKON-Lite A3 */
289};
290
291/* B2_LD_TEST 8 bit EPROM loader test register */
292enum {
293 LD_T_ON = 1<<3, /* Loader Test mode on */
294 LD_T_OFF = 1<<2, /* Loader Test mode off */
295 LD_T_STEP = 1<<1, /* Decrement FPROM addr. Counter */
296 LD_START = 1<<0, /* Start loading FPROM */
297};
298
299/* B2_TI_CTRL 8 bit Timer control */
300/* B2_IRQM_CTRL 8 bit IRQ Moderation Timer Control */
301enum {
302 TIM_START = 1<<2, /* Start Timer */
303 TIM_STOP = 1<<1, /* Stop Timer */
304 TIM_CLR_IRQ = 1<<0, /* Clear Timer IRQ (!IRQM) */
305};
306
307/* B2_TI_TEST 8 Bit Timer Test */
308/* B2_IRQM_TEST 8 bit IRQ Moderation Timer Test */
309/* B28_DPT_TST 8 bit Descriptor Poll Timer Test Reg */
310enum {
311 TIM_T_ON = 1<<2, /* Test mode on */
312 TIM_T_OFF = 1<<1, /* Test mode off */
313 TIM_T_STEP = 1<<0, /* Test step */
314};
315
316/* B28_DPT_INI 32 bit Descriptor Poll Timer Init Val */
317/* B28_DPT_VAL 32 bit Descriptor Poll Timer Curr Val */
318/* B28_DPT_CTRL 8 bit Descriptor Poll Timer Ctrl Reg */
319enum {
320 DPT_MSK = 0x00ffffffL, /* Bit 23.. 0: Desc Poll Timer Bits */
321
322 DPT_START = 1<<1, /* Start Descriptor Poll Timer */
323 DPT_STOP = 1<<0, /* Stop Descriptor Poll Timer */
324};
325
326/* B2_GP_IO 32 bit General Purpose I/O Register */
327enum {
328 GP_DIR_9 = 1<<25, /* IO_9 direct, 0=In/1=Out */
329 GP_DIR_8 = 1<<24, /* IO_8 direct, 0=In/1=Out */
330 GP_DIR_7 = 1<<23, /* IO_7 direct, 0=In/1=Out */
331 GP_DIR_6 = 1<<22, /* IO_6 direct, 0=In/1=Out */
332 GP_DIR_5 = 1<<21, /* IO_5 direct, 0=In/1=Out */
333 GP_DIR_4 = 1<<20, /* IO_4 direct, 0=In/1=Out */
334 GP_DIR_3 = 1<<19, /* IO_3 direct, 0=In/1=Out */
335 GP_DIR_2 = 1<<18, /* IO_2 direct, 0=In/1=Out */
336 GP_DIR_1 = 1<<17, /* IO_1 direct, 0=In/1=Out */
337 GP_DIR_0 = 1<<16, /* IO_0 direct, 0=In/1=Out */
338
339 GP_IO_9 = 1<<9, /* IO_9 pin */
340 GP_IO_8 = 1<<8, /* IO_8 pin */
341 GP_IO_7 = 1<<7, /* IO_7 pin */
342 GP_IO_6 = 1<<6, /* IO_6 pin */
343 GP_IO_5 = 1<<5, /* IO_5 pin */
344 GP_IO_4 = 1<<4, /* IO_4 pin */
345 GP_IO_3 = 1<<3, /* IO_3 pin */
346 GP_IO_2 = 1<<2, /* IO_2 pin */
347 GP_IO_1 = 1<<1, /* IO_1 pin */
348 GP_IO_0 = 1<<0, /* IO_0 pin */
349};
350
351/* Rx/Tx Path related Arbiter Test Registers */
352/* B3_MA_TO_TEST 16 bit MAC Arbiter Timeout Test Reg */
353/* B3_MA_RC_TEST 16 bit MAC Arbiter Recovery Test Reg */
354/* B3_PA_TEST 16 bit Packet Arbiter Test Register */
355/* Bit 15, 11, 7, and 3 are reserved in B3_PA_TEST */
356enum {
357 TX2_T_EV = 1<<15,/* TX2 Timeout/Recv Event occured */
358 TX2_T_ON = 1<<14,/* TX2 Timeout/Recv Timer Test On */
359 TX2_T_OFF = 1<<13,/* TX2 Timeout/Recv Timer Tst Off */
360 TX2_T_STEP = 1<<12,/* TX2 Timeout/Recv Timer Step */
361 TX1_T_EV = 1<<11,/* TX1 Timeout/Recv Event occured */
362 TX1_T_ON = 1<<10,/* TX1 Timeout/Recv Timer Test On */
363 TX1_T_OFF = 1<<9, /* TX1 Timeout/Recv Timer Tst Off */
364 TX1_T_STEP = 1<<8, /* TX1 Timeout/Recv Timer Step */
365 RX2_T_EV = 1<<7, /* RX2 Timeout/Recv Event occured */
366 RX2_T_ON = 1<<6, /* RX2 Timeout/Recv Timer Test On */
367 RX2_T_OFF = 1<<5, /* RX2 Timeout/Recv Timer Tst Off */
368 RX2_T_STEP = 1<<4, /* RX2 Timeout/Recv Timer Step */
369 RX1_T_EV = 1<<3, /* RX1 Timeout/Recv Event occured */
370 RX1_T_ON = 1<<2, /* RX1 Timeout/Recv Timer Test On */
371 RX1_T_OFF = 1<<1, /* RX1 Timeout/Recv Timer Tst Off */
372 RX1_T_STEP = 1<<0, /* RX1 Timeout/Recv Timer Step */
373};
374
375/* Descriptor Bit Definition */
376/* TxCtrl Transmit Buffer Control Field */
377/* RxCtrl Receive Buffer Control Field */
378enum {
379 BMU_OWN = 1<<31, /* OWN bit: 0=host/1=BMU */
380 BMU_STF = 1<<30, /* Start of Frame */
381 BMU_EOF = 1<<29, /* End of Frame */
382 BMU_IRQ_EOB = 1<<28, /* Req "End of Buffer" IRQ */
383 BMU_IRQ_EOF = 1<<27, /* Req "End of Frame" IRQ */
384 /* TxCtrl specific bits */
385 BMU_STFWD = 1<<26, /* (Tx) Store & Forward Frame */
386 BMU_NO_FCS = 1<<25, /* (Tx) Disable MAC FCS (CRC) generation */
387 BMU_SW = 1<<24, /* (Tx) 1 bit res. for SW use */
388 /* RxCtrl specific bits */
389 BMU_DEV_0 = 1<<26, /* (Rx) Transfer data to Dev0 */
390 BMU_STAT_VAL = 1<<25, /* (Rx) Rx Status Valid */
391 BMU_TIST_VAL = 1<<24, /* (Rx) Rx TimeStamp Valid */
392 /* Bit 23..16: BMU Check Opcodes */
393 BMU_CHECK = 0x55<<16, /* Default BMU check */
394 BMU_TCP_CHECK = 0x56<<16, /* Descr with TCP ext */
395 BMU_UDP_CHECK = 0x57<<16, /* Descr with UDP ext (YUKON only) */
396 BMU_BBC = 0xffffL, /* Bit 15.. 0: Buffer Byte Counter */
397};
398
399/* B2_BSC_CTRL 8 bit Blink Source Counter Control */
400enum {
401 BSC_START = 1<<1, /* Start Blink Source Counter */
402 BSC_STOP = 1<<0, /* Stop Blink Source Counter */
403};
404
405/* B2_BSC_STAT 8 bit Blink Source Counter Status */
406enum {
407 BSC_SRC = 1<<0, /* Blink Source, 0=Off / 1=On */
408};
409
410/* B2_BSC_TST 16 bit Blink Source Counter Test Reg */
411enum {
412 BSC_T_ON = 1<<2, /* Test mode on */
413 BSC_T_OFF = 1<<1, /* Test mode off */
414 BSC_T_STEP = 1<<0, /* Test step */
415};
416
417/* B3_RAM_ADDR 32 bit RAM Address, to read or write */
418 /* Bit 31..19: reserved */
419#define RAM_ADR_RAN 0x0007ffffL /* Bit 18.. 0: RAM Address Range */
420/* RAM Interface Registers */
421
422/* B3_RI_CTRL 16 bit RAM Iface Control Register */
423enum {
424 RI_CLR_RD_PERR = 1<<9, /* Clear IRQ RAM Read Parity Err */
425 RI_CLR_WR_PERR = 1<<8, /* Clear IRQ RAM Write Parity Err*/
426
427 RI_RST_CLR = 1<<1, /* Clear RAM Interface Reset */
428 RI_RST_SET = 1<<0, /* Set RAM Interface Reset */
429};
430
431/* B3_RI_TEST 8 bit RAM Iface Test Register */
432enum {
433 RI_T_EV = 1<<3, /* Timeout Event occured */
434 RI_T_ON = 1<<2, /* Timeout Timer Test On */
435 RI_T_OFF = 1<<1, /* Timeout Timer Test Off */
436 RI_T_STEP = 1<<0, /* Timeout Timer Step */
437};
438
439/* MAC Arbiter Registers */
440/* B3_MA_TO_CTRL 16 bit MAC Arbiter Timeout Ctrl Reg */
441enum {
442 MA_FOE_ON = 1<<3, /* XMAC Fast Output Enable ON */
443 MA_FOE_OFF = 1<<2, /* XMAC Fast Output Enable OFF */
444 MA_RST_CLR = 1<<1, /* Clear MAC Arbiter Reset */
445 MA_RST_SET = 1<<0, /* Set MAC Arbiter Reset */
446
447};
448
449/* Timeout values */
450#define SK_MAC_TO_53 72 /* MAC arbiter timeout */
451#define SK_PKT_TO_53 0x2000 /* Packet arbiter timeout */
452#define SK_PKT_TO_MAX 0xffff /* Maximum value */
453#define SK_RI_TO_53 36 /* RAM interface timeout */
454
455
456/* B3_MA_RC_CTRL 16 bit MAC Arbiter Recovery Ctrl Reg */
457enum {
458 MA_ENA_REC_TX2 = 1<<7, /* Enable Recovery Timer TX2 */
459 MA_DIS_REC_TX2 = 1<<6, /* Disable Recovery Timer TX2 */
460 MA_ENA_REC_TX1 = 1<<5, /* Enable Recovery Timer TX1 */
461 MA_DIS_REC_TX1 = 1<<4, /* Disable Recovery Timer TX1 */
462 MA_ENA_REC_RX2 = 1<<3, /* Enable Recovery Timer RX2 */
463 MA_DIS_REC_RX2 = 1<<2, /* Disable Recovery Timer RX2 */
464 MA_ENA_REC_RX1 = 1<<1, /* Enable Recovery Timer RX1 */
465 MA_DIS_REC_RX1 = 1<<0, /* Disable Recovery Timer RX1 */
466};
467
468/* Packet Arbiter Registers */
469/* B3_PA_CTRL 16 bit Packet Arbiter Ctrl Register */
470enum {
471 PA_CLR_TO_TX2 = 1<<13, /* Clear IRQ Packet Timeout TX2 */
472 PA_CLR_TO_TX1 = 1<<12, /* Clear IRQ Packet Timeout TX1 */
473 PA_CLR_TO_RX2 = 1<<11, /* Clear IRQ Packet Timeout RX2 */
474 PA_CLR_TO_RX1 = 1<<10, /* Clear IRQ Packet Timeout RX1 */
475 PA_ENA_TO_TX2 = 1<<9, /* Enable Timeout Timer TX2 */
476 PA_DIS_TO_TX2 = 1<<8, /* Disable Timeout Timer TX2 */
477 PA_ENA_TO_TX1 = 1<<7, /* Enable Timeout Timer TX1 */
478 PA_DIS_TO_TX1 = 1<<6, /* Disable Timeout Timer TX1 */
479 PA_ENA_TO_RX2 = 1<<5, /* Enable Timeout Timer RX2 */
480 PA_DIS_TO_RX2 = 1<<4, /* Disable Timeout Timer RX2 */
481 PA_ENA_TO_RX1 = 1<<3, /* Enable Timeout Timer RX1 */
482 PA_DIS_TO_RX1 = 1<<2, /* Disable Timeout Timer RX1 */
483 PA_RST_CLR = 1<<1, /* Clear MAC Arbiter Reset */
484 PA_RST_SET = 1<<0, /* Set MAC Arbiter Reset */
485};
486
487#define PA_ENA_TO_ALL (PA_ENA_TO_RX1 | PA_ENA_TO_RX2 |\
488 PA_ENA_TO_TX1 | PA_ENA_TO_TX2)
489
490
491/* Transmit Arbiter Registers MAC 1 and 2, use MR_ADDR() to access */
492/* TXA_ITI_INI 32 bit Tx Arb Interval Timer Init Val */
493/* TXA_ITI_VAL 32 bit Tx Arb Interval Timer Value */
494/* TXA_LIM_INI 32 bit Tx Arb Limit Counter Init Val */
495/* TXA_LIM_VAL 32 bit Tx Arb Limit Counter Value */
496
497#define TXA_MAX_VAL 0x00ffffffUL /* Bit 23.. 0: Max TXA Timer/Cnt Val */
498
499/* TXA_CTRL 8 bit Tx Arbiter Control Register */
500enum {
501 TXA_ENA_FSYNC = 1<<7, /* Enable force of sync Tx queue */
502 TXA_DIS_FSYNC = 1<<6, /* Disable force of sync Tx queue */
503 TXA_ENA_ALLOC = 1<<5, /* Enable alloc of free bandwidth */
504 TXA_DIS_ALLOC = 1<<4, /* Disable alloc of free bandwidth */
505 TXA_START_RC = 1<<3, /* Start sync Rate Control */
506 TXA_STOP_RC = 1<<2, /* Stop sync Rate Control */
507 TXA_ENA_ARB = 1<<1, /* Enable Tx Arbiter */
508 TXA_DIS_ARB = 1<<0, /* Disable Tx Arbiter */
509};
510
511/*
512 * Bank 4 - 5
513 */
514/* Transmit Arbiter Registers MAC 1 and 2, use MR_ADDR() to access */
515enum {
516 TXA_ITI_INI = 0x0200,/* 32 bit Tx Arb Interval Timer Init Val*/
517 TXA_ITI_VAL = 0x0204,/* 32 bit Tx Arb Interval Timer Value */
518 TXA_LIM_INI = 0x0208,/* 32 bit Tx Arb Limit Counter Init Val */
519 TXA_LIM_VAL = 0x020c,/* 32 bit Tx Arb Limit Counter Value */
520 TXA_CTRL = 0x0210,/* 8 bit Tx Arbiter Control Register */
521 TXA_TEST = 0x0211,/* 8 bit Tx Arbiter Test Register */
522 TXA_STAT = 0x0212,/* 8 bit Tx Arbiter Status Register */
523};
524
525
526enum {
527 B6_EXT_REG = 0x0300,/* External registers (GENESIS only) */
528 B7_CFG_SPC = 0x0380,/* copy of the Configuration register */
529 B8_RQ1_REGS = 0x0400,/* Receive Queue 1 */
530 B8_RQ2_REGS = 0x0480,/* Receive Queue 2 */
531 B8_TS1_REGS = 0x0600,/* Transmit sync queue 1 */
532 B8_TA1_REGS = 0x0680,/* Transmit async queue 1 */
533 B8_TS2_REGS = 0x0700,/* Transmit sync queue 2 */
534 B8_TA2_REGS = 0x0780,/* Transmit sync queue 2 */
535 B16_RAM_REGS = 0x0800,/* RAM Buffer Registers */
536};
537
538/* Queue Register Offsets, use Q_ADDR() to access */
539enum {
540 B8_Q_REGS = 0x0400, /* base of Queue registers */
541 Q_D = 0x00, /* 8*32 bit Current Descriptor */
542 Q_DA_L = 0x20, /* 32 bit Current Descriptor Address Low dWord */
543 Q_DA_H = 0x24, /* 32 bit Current Descriptor Address High dWord */
544 Q_AC_L = 0x28, /* 32 bit Current Address Counter Low dWord */
545 Q_AC_H = 0x2c, /* 32 bit Current Address Counter High dWord */
546 Q_BC = 0x30, /* 32 bit Current Byte Counter */
547 Q_CSR = 0x34, /* 32 bit BMU Control/Status Register */
548 Q_F = 0x38, /* 32 bit Flag Register */
549 Q_T1 = 0x3c, /* 32 bit Test Register 1 */
550 Q_T1_TR = 0x3c, /* 8 bit Test Register 1 Transfer SM */
551 Q_T1_WR = 0x3d, /* 8 bit Test Register 1 Write Descriptor SM */
552 Q_T1_RD = 0x3e, /* 8 bit Test Register 1 Read Descriptor SM */
553 Q_T1_SV = 0x3f, /* 8 bit Test Register 1 Supervisor SM */
554 Q_T2 = 0x40, /* 32 bit Test Register 2 */
555 Q_T3 = 0x44, /* 32 bit Test Register 3 */
556
557/* Yukon-2 */
558 Q_DONE = 0x24, /* 16 bit Done Index (Yukon-2 only) */
559 Q_WM = 0x40, /* 16 bit FIFO Watermark */
560 Q_AL = 0x42, /* 8 bit FIFO Alignment */
561 Q_RSP = 0x44, /* 16 bit FIFO Read Shadow Pointer */
562 Q_RSL = 0x46, /* 8 bit FIFO Read Shadow Level */
563 Q_RP = 0x48, /* 8 bit FIFO Read Pointer */
564 Q_RL = 0x4a, /* 8 bit FIFO Read Level */
565 Q_WP = 0x4c, /* 8 bit FIFO Write Pointer */
566 Q_WSP = 0x4d, /* 8 bit FIFO Write Shadow Pointer */
567 Q_WL = 0x4e, /* 8 bit FIFO Write Level */
568 Q_WSL = 0x4f, /* 8 bit FIFO Write Shadow Level */
569};
570#define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs))
571
572/* RAM Buffer Register Offsets */
573enum {
574
575 RB_START = 0x00,/* 32 bit RAM Buffer Start Address */
576 RB_END = 0x04,/* 32 bit RAM Buffer End Address */
577 RB_WP = 0x08,/* 32 bit RAM Buffer Write Pointer */
578 RB_RP = 0x0c,/* 32 bit RAM Buffer Read Pointer */
579 RB_RX_UTPP = 0x10,/* 32 bit Rx Upper Threshold, Pause Packet */
580 RB_RX_LTPP = 0x14,/* 32 bit Rx Lower Threshold, Pause Packet */
581 RB_RX_UTHP = 0x18,/* 32 bit Rx Upper Threshold, High Prio */
582 RB_RX_LTHP = 0x1c,/* 32 bit Rx Lower Threshold, High Prio */
583 /* 0x10 - 0x1f: reserved at Tx RAM Buffer Registers */
584 RB_PC = 0x20,/* 32 bit RAM Buffer Packet Counter */
585 RB_LEV = 0x24,/* 32 bit RAM Buffer Level Register */
586 RB_CTRL = 0x28,/* 32 bit RAM Buffer Control Register */
587 RB_TST1 = 0x29,/* 8 bit RAM Buffer Test Register 1 */
588 RB_TST2 = 0x2a,/* 8 bit RAM Buffer Test Register 2 */
589};
590
591/* Receive and Transmit Queues */
592enum {
593 Q_R1 = 0x0000, /* Receive Queue 1 */
594 Q_R2 = 0x0080, /* Receive Queue 2 */
595 Q_XS1 = 0x0200, /* Synchronous Transmit Queue 1 */
596 Q_XA1 = 0x0280, /* Asynchronous Transmit Queue 1 */
597 Q_XS2 = 0x0300, /* Synchronous Transmit Queue 2 */
598 Q_XA2 = 0x0380, /* Asynchronous Transmit Queue 2 */
599};
600
601/* Different MAC Types */
602enum {
603 SK_MAC_XMAC = 0, /* Xaqti XMAC II */
604 SK_MAC_GMAC = 1, /* Marvell GMAC */
605};
606
607/* Different PHY Types */
608enum {
609 SK_PHY_XMAC = 0,/* integrated in XMAC II */
610 SK_PHY_BCOM = 1,/* Broadcom BCM5400 */
611 SK_PHY_LONE = 2,/* Level One LXT1000 [not supported]*/
612 SK_PHY_NAT = 3,/* National DP83891 [not supported] */
613 SK_PHY_MARV_COPPER= 4,/* Marvell 88E1011S */
614 SK_PHY_MARV_FIBER = 5,/* Marvell 88E1011S working on fiber */
615};
616
617/* PHY addresses (bits 12..8 of PHY address reg) */
618enum {
619 PHY_ADDR_XMAC = 0<<8,
620 PHY_ADDR_BCOM = 1<<8,
621 PHY_ADDR_LONE = 3<<8,
622 PHY_ADDR_NAT = 0<<8,
623/* GPHY address (bits 15..11 of SMI control reg) */
624 PHY_ADDR_MARV = 0,
625};
626
627#define RB_ADDR(offs, queue) (B16_RAM_REGS + (queue) + (offs))
628
629/* Receive MAC FIFO, Receive LED, and Link_Sync regs (GENESIS only) */
630enum {
631 RX_MFF_EA = 0x0c00,/* 32 bit Receive MAC FIFO End Address */
632 RX_MFF_WP = 0x0c04,/* 32 bit Receive MAC FIFO Write Pointer */
633
634 RX_MFF_RP = 0x0c0c,/* 32 bit Receive MAC FIFO Read Pointer */
635 RX_MFF_PC = 0x0c10,/* 32 bit Receive MAC FIFO Packet Cnt */
636 RX_MFF_LEV = 0x0c14,/* 32 bit Receive MAC FIFO Level */
637 RX_MFF_CTRL1 = 0x0c18,/* 16 bit Receive MAC FIFO Control Reg 1*/
638 RX_MFF_STAT_TO = 0x0c1a,/* 8 bit Receive MAC Status Timeout */
639 RX_MFF_TIST_TO = 0x0c1b,/* 8 bit Receive MAC Time Stamp Timeout */
640 RX_MFF_CTRL2 = 0x0c1c,/* 8 bit Receive MAC FIFO Control Reg 2*/
641 RX_MFF_TST1 = 0x0c1d,/* 8 bit Receive MAC FIFO Test Reg 1 */
642 RX_MFF_TST2 = 0x0c1e,/* 8 bit Receive MAC FIFO Test Reg 2 */
643
644 RX_LED_INI = 0x0c20,/* 32 bit Receive LED Cnt Init Value */
645 RX_LED_VAL = 0x0c24,/* 32 bit Receive LED Cnt Current Value */
646 RX_LED_CTRL = 0x0c28,/* 8 bit Receive LED Cnt Control Reg */
647 RX_LED_TST = 0x0c29,/* 8 bit Receive LED Cnt Test Register */
648
649 LNK_SYNC_INI = 0x0c30,/* 32 bit Link Sync Cnt Init Value */
650 LNK_SYNC_VAL = 0x0c34,/* 32 bit Link Sync Cnt Current Value */
651 LNK_SYNC_CTRL = 0x0c38,/* 8 bit Link Sync Cnt Control Register */
652 LNK_SYNC_TST = 0x0c39,/* 8 bit Link Sync Cnt Test Register */
653 LNK_LED_REG = 0x0c3c,/* 8 bit Link LED Register */
654};
655
656/* Receive and Transmit MAC FIFO Registers (GENESIS only) */
657/* RX_MFF_CTRL1 16 bit Receive MAC FIFO Control Reg 1 */
658enum {
659 MFF_ENA_RDY_PAT = 1<<13, /* Enable Ready Patch */
660 MFF_DIS_RDY_PAT = 1<<12, /* Disable Ready Patch */
661 MFF_ENA_TIM_PAT = 1<<11, /* Enable Timing Patch */
662 MFF_DIS_TIM_PAT = 1<<10, /* Disable Timing Patch */
663 MFF_ENA_ALM_FUL = 1<<9, /* Enable AlmostFull Sign */
664 MFF_DIS_ALM_FUL = 1<<8, /* Disable AlmostFull Sign */
665 MFF_ENA_PAUSE = 1<<7, /* Enable Pause Signaling */
666 MFF_DIS_PAUSE = 1<<6, /* Disable Pause Signaling */
667 MFF_ENA_FLUSH = 1<<5, /* Enable Frame Flushing */
668 MFF_DIS_FLUSH = 1<<4, /* Disable Frame Flushing */
669 MFF_ENA_TIST = 1<<3, /* Enable Time Stamp Gener */
670 MFF_DIS_TIST = 1<<2, /* Disable Time Stamp Gener */
671 MFF_CLR_INTIST = 1<<1, /* Clear IRQ No Time Stamp */
672 MFF_CLR_INSTAT = 1<<0, /* Clear IRQ No Status */
673#define MFF_RX_CTRL_DEF MFF_ENA_TIM_PAT
674};
675
676/* TX_MFF_CTRL1 16 bit Transmit MAC FIFO Control Reg 1 */
677enum {
678 MFF_CLR_PERR = 1<<15, /* Clear Parity Error IRQ */
679 /* Bit 14: reserved */
680 MFF_ENA_PKT_REC = 1<<13, /* Enable Packet Recovery */
681 MFF_DIS_PKT_REC = 1<<12, /* Disable Packet Recovery */
682
683 MFF_ENA_W4E = 1<<7, /* Enable Wait for Empty */
684 MFF_DIS_W4E = 1<<6, /* Disable Wait for Empty */
685
686 MFF_ENA_LOOPB = 1<<3, /* Enable Loopback */
687 MFF_DIS_LOOPB = 1<<2, /* Disable Loopback */
688 MFF_CLR_MAC_RST = 1<<1, /* Clear XMAC Reset */
689 MFF_SET_MAC_RST = 1<<0, /* Set XMAC Reset */
690};
691
692#define MFF_TX_CTRL_DEF (MFF_ENA_PKT_REC | MFF_ENA_TIM_PAT | MFF_ENA_FLUSH)
693
694/* RX_MFF_TST2 8 bit Receive MAC FIFO Test Register 2 */
695/* TX_MFF_TST2 8 bit Transmit MAC FIFO Test Register 2 */
696enum {
697 MFF_WSP_T_ON = 1<<6, /* Tx: Write Shadow Ptr TestOn */
698 MFF_WSP_T_OFF = 1<<5, /* Tx: Write Shadow Ptr TstOff */
699 MFF_WSP_INC = 1<<4, /* Tx: Write Shadow Ptr Increment */
700 MFF_PC_DEC = 1<<3, /* Packet Counter Decrement */
701 MFF_PC_T_ON = 1<<2, /* Packet Counter Test On */
702 MFF_PC_T_OFF = 1<<1, /* Packet Counter Test Off */
703 MFF_PC_INC = 1<<0, /* Packet Counter Increment */
704};
705
706/* RX_MFF_TST1 8 bit Receive MAC FIFO Test Register 1 */
707/* TX_MFF_TST1 8 bit Transmit MAC FIFO Test Register 1 */
708enum {
709 MFF_WP_T_ON = 1<<6, /* Write Pointer Test On */
710 MFF_WP_T_OFF = 1<<5, /* Write Pointer Test Off */
711 MFF_WP_INC = 1<<4, /* Write Pointer Increm */
712
713 MFF_RP_T_ON = 1<<2, /* Read Pointer Test On */
714 MFF_RP_T_OFF = 1<<1, /* Read Pointer Test Off */
715 MFF_RP_DEC = 1<<0, /* Read Pointer Decrement */
716};
717
718/* RX_MFF_CTRL2 8 bit Receive MAC FIFO Control Reg 2 */
719/* TX_MFF_CTRL2 8 bit Transmit MAC FIFO Control Reg 2 */
720enum {
721 MFF_ENA_OP_MD = 1<<3, /* Enable Operation Mode */
722 MFF_DIS_OP_MD = 1<<2, /* Disable Operation Mode */
723 MFF_RST_CLR = 1<<1, /* Clear MAC FIFO Reset */
724 MFF_RST_SET = 1<<0, /* Set MAC FIFO Reset */
725};
726
727
728/* Link LED Counter Registers (GENESIS only) */
729
730/* RX_LED_CTRL 8 bit Receive LED Cnt Control Reg */
731/* TX_LED_CTRL 8 bit Transmit LED Cnt Control Reg */
732/* LNK_SYNC_CTRL 8 bit Link Sync Cnt Control Register */
733enum {
734 LED_START = 1<<2, /* Start Timer */
735 LED_STOP = 1<<1, /* Stop Timer */
736 LED_STATE = 1<<0, /* Rx/Tx: LED State, 1=LED on */
737};
738
739/* RX_LED_TST 8 bit Receive LED Cnt Test Register */
740/* TX_LED_TST 8 bit Transmit LED Cnt Test Register */
741/* LNK_SYNC_TST 8 bit Link Sync Cnt Test Register */
742enum {
743 LED_T_ON = 1<<2, /* LED Counter Test mode On */
744 LED_T_OFF = 1<<1, /* LED Counter Test mode Off */
745 LED_T_STEP = 1<<0, /* LED Counter Step */
746};
747
748/* LNK_LED_REG 8 bit Link LED Register */
749enum {
750 LED_BLK_ON = 1<<5, /* Link LED Blinking On */
751 LED_BLK_OFF = 1<<4, /* Link LED Blinking Off */
752 LED_SYNC_ON = 1<<3, /* Use Sync Wire to switch LED */
753 LED_SYNC_OFF = 1<<2, /* Disable Sync Wire Input */
754 LED_ON = 1<<1, /* switch LED on */
755 LED_OFF = 1<<0, /* switch LED off */
756};
757
758/* Receive GMAC FIFO (YUKON and Yukon-2) */
759enum {
760 RX_GMF_EA = 0x0c40,/* 32 bit Rx GMAC FIFO End Address */
761 RX_GMF_AF_THR = 0x0c44,/* 32 bit Rx GMAC FIFO Almost Full Thresh. */
762 RX_GMF_CTRL_T = 0x0c48,/* 32 bit Rx GMAC FIFO Control/Test */
763 RX_GMF_FL_MSK = 0x0c4c,/* 32 bit Rx GMAC FIFO Flush Mask */
764 RX_GMF_FL_THR = 0x0c50,/* 32 bit Rx GMAC FIFO Flush Threshold */
765 RX_GMF_TR_THR = 0x0c54,/* 32 bit Rx Truncation Threshold (Yukon-2) */
766
767 RX_GMF_VLAN = 0x0c5c,/* 32 bit Rx VLAN Type Register (Yukon-2) */
768 RX_GMF_WP = 0x0c60,/* 32 bit Rx GMAC FIFO Write Pointer */
769
770 RX_GMF_WLEV = 0x0c68,/* 32 bit Rx GMAC FIFO Write Level */
771
772 RX_GMF_RP = 0x0c70,/* 32 bit Rx GMAC FIFO Read Pointer */
773
774 RX_GMF_RLEV = 0x0c78,/* 32 bit Rx GMAC FIFO Read Level */
775};
776
777
778/* TXA_TEST 8 bit Tx Arbiter Test Register */
779enum {
780 TXA_INT_T_ON = 1<<5, /* Tx Arb Interval Timer Test On */
781 TXA_INT_T_OFF = 1<<4, /* Tx Arb Interval Timer Test Off */
782 TXA_INT_T_STEP = 1<<3, /* Tx Arb Interval Timer Step */
783 TXA_LIM_T_ON = 1<<2, /* Tx Arb Limit Timer Test On */
784 TXA_LIM_T_OFF = 1<<1, /* Tx Arb Limit Timer Test Off */
785 TXA_LIM_T_STEP = 1<<0, /* Tx Arb Limit Timer Step */
786};
787
788/* TXA_STAT 8 bit Tx Arbiter Status Register */
789enum {
790 TXA_PRIO_XS = 1<<0, /* sync queue has prio to send */
791};
792
793
794/* Q_BC 32 bit Current Byte Counter */
795
796/* BMU Control Status Registers */
797/* B0_R1_CSR 32 bit BMU Ctrl/Stat Rx Queue 1 */
798/* B0_R2_CSR 32 bit BMU Ctrl/Stat Rx Queue 2 */
799/* B0_XA1_CSR 32 bit BMU Ctrl/Stat Sync Tx Queue 1 */
800/* B0_XS1_CSR 32 bit BMU Ctrl/Stat Async Tx Queue 1 */
801/* B0_XA2_CSR 32 bit BMU Ctrl/Stat Sync Tx Queue 2 */
802/* B0_XS2_CSR 32 bit BMU Ctrl/Stat Async Tx Queue 2 */
803/* Q_CSR 32 bit BMU Control/Status Register */
804
805enum {
806 CSR_SV_IDLE = 1<<24, /* BMU SM Idle */
807
808 CSR_DESC_CLR = 1<<21, /* Clear Reset for Descr */
809 CSR_DESC_SET = 1<<20, /* Set Reset for Descr */
810 CSR_FIFO_CLR = 1<<19, /* Clear Reset for FIFO */
811 CSR_FIFO_SET = 1<<18, /* Set Reset for FIFO */
812 CSR_HPI_RUN = 1<<17, /* Release HPI SM */
813 CSR_HPI_RST = 1<<16, /* Reset HPI SM to Idle */
814 CSR_SV_RUN = 1<<15, /* Release Supervisor SM */
815 CSR_SV_RST = 1<<14, /* Reset Supervisor SM */
816 CSR_DREAD_RUN = 1<<13, /* Release Descr Read SM */
817 CSR_DREAD_RST = 1<<12, /* Reset Descr Read SM */
818 CSR_DWRITE_RUN = 1<<11, /* Release Descr Write SM */
819 CSR_DWRITE_RST = 1<<10, /* Reset Descr Write SM */
820 CSR_TRANS_RUN = 1<<9, /* Release Transfer SM */
821 CSR_TRANS_RST = 1<<8, /* Reset Transfer SM */
822 CSR_ENA_POL = 1<<7, /* Enable Descr Polling */
823 CSR_DIS_POL = 1<<6, /* Disable Descr Polling */
824 CSR_STOP = 1<<5, /* Stop Rx/Tx Queue */
825 CSR_START = 1<<4, /* Start Rx/Tx Queue */
826 CSR_IRQ_CL_P = 1<<3, /* (Rx) Clear Parity IRQ */
827 CSR_IRQ_CL_B = 1<<2, /* Clear EOB IRQ */
828 CSR_IRQ_CL_F = 1<<1, /* Clear EOF IRQ */
829 CSR_IRQ_CL_C = 1<<0, /* Clear ERR IRQ */
830};
831
832#define CSR_SET_RESET (CSR_DESC_SET | CSR_FIFO_SET | CSR_HPI_RST |\
833 CSR_SV_RST | CSR_DREAD_RST | CSR_DWRITE_RST |\
834 CSR_TRANS_RST)
835#define CSR_CLR_RESET (CSR_DESC_CLR | CSR_FIFO_CLR | CSR_HPI_RUN |\
836 CSR_SV_RUN | CSR_DREAD_RUN | CSR_DWRITE_RUN |\
837 CSR_TRANS_RUN)
838
839/* Q_F 32 bit Flag Register */
840enum {
841 F_ALM_FULL = 1<<27, /* Rx FIFO: almost full */
842 F_EMPTY = 1<<27, /* Tx FIFO: empty flag */
843 F_FIFO_EOF = 1<<26, /* Tag (EOF Flag) bit in FIFO */
844 F_WM_REACHED = 1<<25, /* Watermark reached */
845
846 F_FIFO_LEVEL = 0x1fL<<16, /* Bit 23..16: # of Qwords in FIFO */
847 F_WATER_MARK = 0x0007ffL, /* Bit 10.. 0: Watermark */
848};
849
850/* RAM Buffer Register Offsets, use RB_ADDR(Queue, Offs) to access */
851/* RB_START 32 bit RAM Buffer Start Address */
852/* RB_END 32 bit RAM Buffer End Address */
853/* RB_WP 32 bit RAM Buffer Write Pointer */
854/* RB_RP 32 bit RAM Buffer Read Pointer */
855/* RB_RX_UTPP 32 bit Rx Upper Threshold, Pause Pack */
856/* RB_RX_LTPP 32 bit Rx Lower Threshold, Pause Pack */
857/* RB_RX_UTHP 32 bit Rx Upper Threshold, High Prio */
858/* RB_RX_LTHP 32 bit Rx Lower Threshold, High Prio */
859/* RB_PC 32 bit RAM Buffer Packet Counter */
860/* RB_LEV 32 bit RAM Buffer Level Register */
861
862#define RB_MSK 0x0007ffff /* Bit 18.. 0: RAM Buffer Pointer Bits */
863/* RB_TST2 8 bit RAM Buffer Test Register 2 */
864/* RB_TST1 8 bit RAM Buffer Test Register 1 */
865
866/* RB_CTRL 8 bit RAM Buffer Control Register */
867enum {
868 RB_ENA_STFWD = 1<<5, /* Enable Store & Forward */
869 RB_DIS_STFWD = 1<<4, /* Disable Store & Forward */
870 RB_ENA_OP_MD = 1<<3, /* Enable Operation Mode */
871 RB_DIS_OP_MD = 1<<2, /* Disable Operation Mode */
872 RB_RST_CLR = 1<<1, /* Clear RAM Buf STM Reset */
873 RB_RST_SET = 1<<0, /* Set RAM Buf STM Reset */
874};
875
876/* Transmit MAC FIFO and Transmit LED Registers (GENESIS only), */
877enum {
878 TX_MFF_EA = 0x0d00,/* 32 bit Transmit MAC FIFO End Address */
879 TX_MFF_WP = 0x0d04,/* 32 bit Transmit MAC FIFO WR Pointer */
880 TX_MFF_WSP = 0x0d08,/* 32 bit Transmit MAC FIFO WR Shadow Ptr */
881 TX_MFF_RP = 0x0d0c,/* 32 bit Transmit MAC FIFO RD Pointer */
882 TX_MFF_PC = 0x0d10,/* 32 bit Transmit MAC FIFO Packet Cnt */
883 TX_MFF_LEV = 0x0d14,/* 32 bit Transmit MAC FIFO Level */
884 TX_MFF_CTRL1 = 0x0d18,/* 16 bit Transmit MAC FIFO Ctrl Reg 1 */
885 TX_MFF_WAF = 0x0d1a,/* 8 bit Transmit MAC Wait after flush */
886
887 TX_MFF_CTRL2 = 0x0d1c,/* 8 bit Transmit MAC FIFO Ctrl Reg 2 */
888 TX_MFF_TST1 = 0x0d1d,/* 8 bit Transmit MAC FIFO Test Reg 1 */
889 TX_MFF_TST2 = 0x0d1e,/* 8 bit Transmit MAC FIFO Test Reg 2 */
890
891 TX_LED_INI = 0x0d20,/* 32 bit Transmit LED Cnt Init Value */
892 TX_LED_VAL = 0x0d24,/* 32 bit Transmit LED Cnt Current Val */
893 TX_LED_CTRL = 0x0d28,/* 8 bit Transmit LED Cnt Control Reg */
894 TX_LED_TST = 0x0d29,/* 8 bit Transmit LED Cnt Test Reg */
895};
896
897/* Counter and Timer constants, for a host clock of 62.5 MHz */
898#define SK_XMIT_DUR 0x002faf08UL /* 50 ms */
899#define SK_BLK_DUR 0x01dcd650UL /* 500 ms */
900
901#define SK_DPOLL_DEF 0x00ee6b28UL /* 250 ms at 62.5 MHz */
902
903#define SK_DPOLL_MAX 0x00ffffffUL /* 268 ms at 62.5 MHz */
904 /* 215 ms at 78.12 MHz */
905
906#define SK_FACT_62 100 /* is given in percent */
907#define SK_FACT_53 85 /* on GENESIS: 53.12 MHz */
908#define SK_FACT_78 125 /* on YUKON: 78.12 MHz */
909
910
911/* Transmit GMAC FIFO (YUKON only) */
912enum {
913 TX_GMF_EA = 0x0d40,/* 32 bit Tx GMAC FIFO End Address */
914 TX_GMF_AE_THR = 0x0d44,/* 32 bit Tx GMAC FIFO Almost Empty Thresh.*/
915 TX_GMF_CTRL_T = 0x0d48,/* 32 bit Tx GMAC FIFO Control/Test */
916
917 TX_GMF_WP = 0x0d60,/* 32 bit Tx GMAC FIFO Write Pointer */
918 TX_GMF_WSP = 0x0d64,/* 32 bit Tx GMAC FIFO Write Shadow Ptr. */
919 TX_GMF_WLEV = 0x0d68,/* 32 bit Tx GMAC FIFO Write Level */
920
921 TX_GMF_RP = 0x0d70,/* 32 bit Tx GMAC FIFO Read Pointer */
922 TX_GMF_RSTP = 0x0d74,/* 32 bit Tx GMAC FIFO Restart Pointer */
923 TX_GMF_RLEV = 0x0d78,/* 32 bit Tx GMAC FIFO Read Level */
924
925 /* Descriptor Poll Timer Registers */
926 B28_DPT_INI = 0x0e00,/* 24 bit Descriptor Poll Timer Init Val */
927 B28_DPT_VAL = 0x0e04,/* 24 bit Descriptor Poll Timer Curr Val */
928 B28_DPT_CTRL = 0x0e08,/* 8 bit Descriptor Poll Timer Ctrl Reg */
929
930 B28_DPT_TST = 0x0e0a,/* 8 bit Descriptor Poll Timer Test Reg */
931
932 /* Time Stamp Timer Registers (YUKON only) */
933 GMAC_TI_ST_VAL = 0x0e14,/* 32 bit Time Stamp Timer Curr Val */
934 GMAC_TI_ST_CTRL = 0x0e18,/* 8 bit Time Stamp Timer Ctrl Reg */
935 GMAC_TI_ST_TST = 0x0e1a,/* 8 bit Time Stamp Timer Test Reg */
936};
937
938/* Status BMU Registers (Yukon-2 only)*/
939enum {
940 STAT_CTRL = 0x0e80,/* 32 bit Status BMU Control Reg */
941 STAT_LAST_IDX = 0x0e84,/* 16 bit Status BMU Last Index */
942 /* 0x0e85 - 0x0e86: reserved */
943 STAT_LIST_ADDR_LO = 0x0e88,/* 32 bit Status List Start Addr (low) */
944 STAT_LIST_ADDR_HI = 0x0e8c,/* 32 bit Status List Start Addr (high) */
945 STAT_TXA1_RIDX = 0x0e90,/* 16 bit Status TxA1 Report Index Reg */
946 STAT_TXS1_RIDX = 0x0e92,/* 16 bit Status TxS1 Report Index Reg */
947 STAT_TXA2_RIDX = 0x0e94,/* 16 bit Status TxA2 Report Index Reg */
948 STAT_TXS2_RIDX = 0x0e96,/* 16 bit Status TxS2 Report Index Reg */
949 STAT_TX_IDX_TH = 0x0e98,/* 16 bit Status Tx Index Threshold Reg */
950 STAT_PUT_IDX = 0x0e9c,/* 16 bit Status Put Index Reg */
951
952/* FIFO Control/Status Registers (Yukon-2 only)*/
953 STAT_FIFO_WP = 0x0ea0,/* 8 bit Status FIFO Write Pointer Reg */
954 STAT_FIFO_RP = 0x0ea4,/* 8 bit Status FIFO Read Pointer Reg */
955 STAT_FIFO_RSP = 0x0ea6,/* 8 bit Status FIFO Read Shadow Ptr */
956 STAT_FIFO_LEVEL = 0x0ea8,/* 8 bit Status FIFO Level Reg */
957 STAT_FIFO_SHLVL = 0x0eaa,/* 8 bit Status FIFO Shadow Level Reg */
958 STAT_FIFO_WM = 0x0eac,/* 8 bit Status FIFO Watermark Reg */
959 STAT_FIFO_ISR_WM = 0x0ead,/* 8 bit Status FIFO ISR Watermark Reg */
960
961/* Level and ISR Timer Registers (Yukon-2 only)*/
962 STAT_LEV_TIMER_INI = 0x0eb0,/* 32 bit Level Timer Init. Value Reg */
963 STAT_LEV_TIMER_CNT = 0x0eb4,/* 32 bit Level Timer Counter Reg */
964 STAT_LEV_TIMER_CTRL = 0x0eb8,/* 8 bit Level Timer Control Reg */
965 STAT_LEV_TIMER_TEST = 0x0eb9,/* 8 bit Level Timer Test Reg */
966 STAT_TX_TIMER_INI = 0x0ec0,/* 32 bit Tx Timer Init. Value Reg */
967 STAT_TX_TIMER_CNT = 0x0ec4,/* 32 bit Tx Timer Counter Reg */
968 STAT_TX_TIMER_CTRL = 0x0ec8,/* 8 bit Tx Timer Control Reg */
969 STAT_TX_TIMER_TEST = 0x0ec9,/* 8 bit Tx Timer Test Reg */
970 STAT_ISR_TIMER_INI = 0x0ed0,/* 32 bit ISR Timer Init. Value Reg */
971 STAT_ISR_TIMER_CNT = 0x0ed4,/* 32 bit ISR Timer Counter Reg */
972 STAT_ISR_TIMER_CTRL = 0x0ed8,/* 8 bit ISR Timer Control Reg */
973 STAT_ISR_TIMER_TEST = 0x0ed9,/* 8 bit ISR Timer Test Reg */
974
975 ST_LAST_IDX_MASK = 0x007f,/* Last Index Mask */
976 ST_TXRP_IDX_MASK = 0x0fff,/* Tx Report Index Mask */
977 ST_TXTH_IDX_MASK = 0x0fff,/* Tx Threshold Index Mask */
978 ST_WM_IDX_MASK = 0x3f,/* FIFO Watermark Index Mask */
979};
980
981enum {
982 LINKLED_OFF = 0x01,
983 LINKLED_ON = 0x02,
984 LINKLED_LINKSYNC_OFF = 0x04,
985 LINKLED_LINKSYNC_ON = 0x08,
986 LINKLED_BLINK_OFF = 0x10,
987 LINKLED_BLINK_ON = 0x20,
988};
989
990/* GMAC and GPHY Control Registers (YUKON only) */
991enum {
992 GMAC_CTRL = 0x0f00,/* 32 bit GMAC Control Reg */
993 GPHY_CTRL = 0x0f04,/* 32 bit GPHY Control Reg */
994 GMAC_IRQ_SRC = 0x0f08,/* 8 bit GMAC Interrupt Source Reg */
995 GMAC_IRQ_MSK = 0x0f0c,/* 8 bit GMAC Interrupt Mask Reg */
996 GMAC_LINK_CTRL = 0x0f10,/* 16 bit Link Control Reg */
997
998/* Wake-up Frame Pattern Match Control Registers (YUKON only) */
999
1000 WOL_REG_OFFS = 0x20,/* HW-Bug: Address is + 0x20 against spec. */
1001
1002 WOL_CTRL_STAT = 0x0f20,/* 16 bit WOL Control/Status Reg */
1003 WOL_MATCH_CTL = 0x0f22,/* 8 bit WOL Match Control Reg */
1004 WOL_MATCH_RES = 0x0f23,/* 8 bit WOL Match Result Reg */
1005 WOL_MAC_ADDR = 0x0f24,/* 32 bit WOL MAC Address */
1006 WOL_PATT_PME = 0x0f2a,/* 8 bit WOL PME Match Enable (Yukon-2) */
1007 WOL_PATT_ASFM = 0x0f2b,/* 8 bit WOL ASF Match Enable (Yukon-2) */
1008 WOL_PATT_RPTR = 0x0f2c,/* 8 bit WOL Pattern Read Pointer */
1009
1010/* WOL Pattern Length Registers (YUKON only) */
1011
1012 WOL_PATT_LEN_LO = 0x0f30,/* 32 bit WOL Pattern Length 3..0 */
1013 WOL_PATT_LEN_HI = 0x0f34,/* 24 bit WOL Pattern Length 6..4 */
1014
1015/* WOL Pattern Counter Registers (YUKON only) */
1016
1017 WOL_PATT_CNT_0 = 0x0f38,/* 32 bit WOL Pattern Counter 3..0 */
1018 WOL_PATT_CNT_4 = 0x0f3c,/* 24 bit WOL Pattern Counter 6..4 */
1019};
1020
1021enum {
1022 WOL_PATT_RAM_1 = 0x1000,/* WOL Pattern RAM Link 1 */
1023 WOL_PATT_RAM_2 = 0x1400,/* WOL Pattern RAM Link 2 */
1024};
1025
1026enum {
1027 BASE_XMAC_1 = 0x2000,/* XMAC 1 registers */
1028 BASE_GMAC_1 = 0x2800,/* GMAC 1 registers */
1029 BASE_XMAC_2 = 0x3000,/* XMAC 2 registers */
1030 BASE_GMAC_2 = 0x3800,/* GMAC 2 registers */
1031};
1032
1033/*
1034 * Receive Frame Status Encoding
1035 */
1036enum {
1037 XMR_FS_LEN = 0x3fff<<18, /* Bit 31..18: Rx Frame Length */
1038 XMR_FS_2L_VLAN = 1<<17, /* Bit 17: tagged wh 2Lev VLAN ID*/
1039 XMR_FS_1_VLAN = 1<<16, /* Bit 16: tagged wh 1ev VLAN ID*/
1040 XMR_FS_BC = 1<<15, /* Bit 15: Broadcast Frame */
1041 XMR_FS_MC = 1<<14, /* Bit 14: Multicast Frame */
1042 XMR_FS_UC = 1<<13, /* Bit 13: Unicast Frame */
1043
1044 XMR_FS_BURST = 1<<11, /* Bit 11: Burst Mode */
1045 XMR_FS_CEX_ERR = 1<<10, /* Bit 10: Carrier Ext. Error */
1046 XMR_FS_802_3 = 1<<9, /* Bit 9: 802.3 Frame */
1047 XMR_FS_COL_ERR = 1<<8, /* Bit 8: Collision Error */
1048 XMR_FS_CAR_ERR = 1<<7, /* Bit 7: Carrier Event Error */
1049 XMR_FS_LEN_ERR = 1<<6, /* Bit 6: In-Range Length Error */
1050 XMR_FS_FRA_ERR = 1<<5, /* Bit 5: Framing Error */
1051 XMR_FS_RUNT = 1<<4, /* Bit 4: Runt Frame */
1052 XMR_FS_LNG_ERR = 1<<3, /* Bit 3: Giant (Jumbo) Frame */
1053 XMR_FS_FCS_ERR = 1<<2, /* Bit 2: Frame Check Sequ Err */
1054 XMR_FS_ERR = 1<<1, /* Bit 1: Frame Error */
1055 XMR_FS_MCTRL = 1<<0, /* Bit 0: MAC Control Packet */
1056
1057/*
1058 * XMR_FS_ERR will be set if
1059 * XMR_FS_FCS_ERR, XMR_FS_LNG_ERR, XMR_FS_RUNT,
1060 * XMR_FS_FRA_ERR, XMR_FS_LEN_ERR, or XMR_FS_CEX_ERR
1061 * is set. XMR_FS_LNG_ERR and XMR_FS_LEN_ERR will issue
1062 * XMR_FS_ERR unless the corresponding bit in the Receive Command
1063 * Register is set.
1064 */
1065};
1066
1067/*
1068,* XMAC-PHY Registers, indirect addressed over the XMAC
1069 */
1070enum {
1071 PHY_XMAC_CTRL = 0x00,/* 16 bit r/w PHY Control Register */
1072 PHY_XMAC_STAT = 0x01,/* 16 bit r/w PHY Status Register */
1073 PHY_XMAC_ID0 = 0x02,/* 16 bit r/o PHY ID0 Register */
1074 PHY_XMAC_ID1 = 0x03,/* 16 bit r/o PHY ID1 Register */
1075 PHY_XMAC_AUNE_ADV = 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
1076 PHY_XMAC_AUNE_LP = 0x05,/* 16 bit r/o Link Partner Abi Reg */
1077 PHY_XMAC_AUNE_EXP = 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
1078 PHY_XMAC_NEPG = 0x07,/* 16 bit r/w Next Page Register */
1079 PHY_XMAC_NEPG_LP = 0x08,/* 16 bit r/o Next Page Link Partner */
1080
1081 PHY_XMAC_EXT_STAT = 0x0f,/* 16 bit r/o Ext Status Register */
1082 PHY_XMAC_RES_ABI = 0x10,/* 16 bit r/o PHY Resolved Ability */
1083};
1084/*
1085 * Broadcom-PHY Registers, indirect addressed over XMAC
1086 */
1087enum {
1088 PHY_BCOM_CTRL = 0x00,/* 16 bit r/w PHY Control Register */
1089 PHY_BCOM_STAT = 0x01,/* 16 bit r/o PHY Status Register */
1090 PHY_BCOM_ID0 = 0x02,/* 16 bit r/o PHY ID0 Register */
1091 PHY_BCOM_ID1 = 0x03,/* 16 bit r/o PHY ID1 Register */
1092 PHY_BCOM_AUNE_ADV = 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
1093 PHY_BCOM_AUNE_LP = 0x05,/* 16 bit r/o Link Part Ability Reg */
1094 PHY_BCOM_AUNE_EXP = 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
1095 PHY_BCOM_NEPG = 0x07,/* 16 bit r/w Next Page Register */
1096 PHY_BCOM_NEPG_LP = 0x08,/* 16 bit r/o Next Page Link Partner */
1097 /* Broadcom-specific registers */
1098 PHY_BCOM_1000T_CTRL = 0x09,/* 16 bit r/w 1000Base-T Control Reg */
1099 PHY_BCOM_1000T_STAT = 0x0a,/* 16 bit r/o 1000Base-T Status Reg */
1100 PHY_BCOM_EXT_STAT = 0x0f,/* 16 bit r/o Extended Status Reg */
1101 PHY_BCOM_P_EXT_CTRL = 0x10,/* 16 bit r/w PHY Extended Ctrl Reg */
1102 PHY_BCOM_P_EXT_STAT = 0x11,/* 16 bit r/o PHY Extended Stat Reg */
1103 PHY_BCOM_RE_CTR = 0x12,/* 16 bit r/w Receive Error Counter */
1104 PHY_BCOM_FC_CTR = 0x13,/* 16 bit r/w False Carrier Sense Cnt */
1105 PHY_BCOM_RNO_CTR = 0x14,/* 16 bit r/w Receiver NOT_OK Cnt */
1106
1107 PHY_BCOM_AUX_CTRL = 0x18,/* 16 bit r/w Auxiliary Control Reg */
1108 PHY_BCOM_AUX_STAT = 0x19,/* 16 bit r/o Auxiliary Stat Summary */
1109 PHY_BCOM_INT_STAT = 0x1a,/* 16 bit r/o Interrupt Status Reg */
1110 PHY_BCOM_INT_MASK = 0x1b,/* 16 bit r/w Interrupt Mask Reg */
1111};
1112
1113/*
1114 * Marvel-PHY Registers, indirect addressed over GMAC
1115 */
1116enum {
1117 PHY_MARV_CTRL = 0x00,/* 16 bit r/w PHY Control Register */
1118 PHY_MARV_STAT = 0x01,/* 16 bit r/o PHY Status Register */
1119 PHY_MARV_ID0 = 0x02,/* 16 bit r/o PHY ID0 Register */
1120 PHY_MARV_ID1 = 0x03,/* 16 bit r/o PHY ID1 Register */
1121 PHY_MARV_AUNE_ADV = 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
1122 PHY_MARV_AUNE_LP = 0x05,/* 16 bit r/o Link Part Ability Reg */
1123 PHY_MARV_AUNE_EXP = 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
1124 PHY_MARV_NEPG = 0x07,/* 16 bit r/w Next Page Register */
1125 PHY_MARV_NEPG_LP = 0x08,/* 16 bit r/o Next Page Link Partner */
1126 /* Marvel-specific registers */
1127 PHY_MARV_1000T_CTRL = 0x09,/* 16 bit r/w 1000Base-T Control Reg */
1128 PHY_MARV_1000T_STAT = 0x0a,/* 16 bit r/o 1000Base-T Status Reg */
1129 PHY_MARV_EXT_STAT = 0x0f,/* 16 bit r/o Extended Status Reg */
1130 PHY_MARV_PHY_CTRL = 0x10,/* 16 bit r/w PHY Specific Ctrl Reg */
1131 PHY_MARV_PHY_STAT = 0x11,/* 16 bit r/o PHY Specific Stat Reg */
1132 PHY_MARV_INT_MASK = 0x12,/* 16 bit r/w Interrupt Mask Reg */
1133 PHY_MARV_INT_STAT = 0x13,/* 16 bit r/o Interrupt Status Reg */
1134 PHY_MARV_EXT_CTRL = 0x14,/* 16 bit r/w Ext. PHY Specific Ctrl */
1135 PHY_MARV_RXE_CNT = 0x15,/* 16 bit r/w Receive Error Counter */
1136 PHY_MARV_EXT_ADR = 0x16,/* 16 bit r/w Ext. Ad. for Cable Diag. */
1137 PHY_MARV_PORT_IRQ = 0x17,/* 16 bit r/o Port 0 IRQ (88E1111 only) */
1138 PHY_MARV_LED_CTRL = 0x18,/* 16 bit r/w LED Control Reg */
1139 PHY_MARV_LED_OVER = 0x19,/* 16 bit r/w Manual LED Override Reg */
1140 PHY_MARV_EXT_CTRL_2 = 0x1a,/* 16 bit r/w Ext. PHY Specific Ctrl 2 */
1141 PHY_MARV_EXT_P_STAT = 0x1b,/* 16 bit r/w Ext. PHY Spec. Stat Reg */
1142 PHY_MARV_CABLE_DIAG = 0x1c,/* 16 bit r/o Cable Diagnostic Reg */
1143 PHY_MARV_PAGE_ADDR = 0x1d,/* 16 bit r/w Extended Page Address Reg */
1144 PHY_MARV_PAGE_DATA = 0x1e,/* 16 bit r/w Extended Page Data Reg */
1145
1146/* for 10/100 Fast Ethernet PHY (88E3082 only) */
1147 PHY_MARV_FE_LED_PAR = 0x16,/* 16 bit r/w LED Parallel Select Reg. */
1148 PHY_MARV_FE_LED_SER = 0x17,/* 16 bit r/w LED Stream Select S. LED */
1149 PHY_MARV_FE_VCT_TX = 0x1a,/* 16 bit r/w VCT Reg. for TXP/N Pins */
1150 PHY_MARV_FE_VCT_RX = 0x1b,/* 16 bit r/o VCT Reg. for RXP/N Pins */
1151 PHY_MARV_FE_SPEC_2 = 0x1c,/* 16 bit r/w Specific Control Reg. 2 */
1152};
1153
1154/* Level One-PHY Registers, indirect addressed over XMAC */
1155enum {
1156 PHY_LONE_CTRL = 0x00,/* 16 bit r/w PHY Control Register */
1157 PHY_LONE_STAT = 0x01,/* 16 bit r/o PHY Status Register */
1158 PHY_LONE_ID0 = 0x02,/* 16 bit r/o PHY ID0 Register */
1159 PHY_LONE_ID1 = 0x03,/* 16 bit r/o PHY ID1 Register */
1160 PHY_LONE_AUNE_ADV = 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
1161 PHY_LONE_AUNE_LP = 0x05,/* 16 bit r/o Link Part Ability Reg */
1162 PHY_LONE_AUNE_EXP = 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
1163 PHY_LONE_NEPG = 0x07,/* 16 bit r/w Next Page Register */
1164 PHY_LONE_NEPG_LP = 0x08,/* 16 bit r/o Next Page Link Partner */
1165 /* Level One-specific registers */
1166 PHY_LONE_1000T_CTRL = 0x09,/* 16 bit r/w 1000Base-T Control Reg */
1167 PHY_LONE_1000T_STAT = 0x0a,/* 16 bit r/o 1000Base-T Status Reg */
1168 PHY_LONE_EXT_STAT = 0x0f,/* 16 bit r/o Extended Status Reg */
1169 PHY_LONE_PORT_CFG = 0x10,/* 16 bit r/w Port Configuration Reg*/
1170 PHY_LONE_Q_STAT = 0x11,/* 16 bit r/o Quick Status Reg */
1171 PHY_LONE_INT_ENAB = 0x12,/* 16 bit r/w Interrupt Enable Reg */
1172 PHY_LONE_INT_STAT = 0x13,/* 16 bit r/o Interrupt Status Reg */
1173 PHY_LONE_LED_CFG = 0x14,/* 16 bit r/w LED Configuration Reg */
1174 PHY_LONE_PORT_CTRL = 0x15,/* 16 bit r/w Port Control Reg */
1175 PHY_LONE_CIM = 0x16,/* 16 bit r/o CIM Reg */
1176};
1177
1178/* National-PHY Registers, indirect addressed over XMAC */
1179enum {
1180 PHY_NAT_CTRL = 0x00,/* 16 bit r/w PHY Control Register */
1181 PHY_NAT_STAT = 0x01,/* 16 bit r/w PHY Status Register */
1182 PHY_NAT_ID0 = 0x02,/* 16 bit r/o PHY ID0 Register */
1183 PHY_NAT_ID1 = 0x03,/* 16 bit r/o PHY ID1 Register */
1184 PHY_NAT_AUNE_ADV = 0x04,/* 16 bit r/w Auto-Neg. Advertisement */
1185 PHY_NAT_AUNE_LP = 0x05,/* 16 bit r/o Link Partner Ability Reg */
1186 PHY_NAT_AUNE_EXP = 0x06,/* 16 bit r/o Auto-Neg. Expansion Reg */
1187 PHY_NAT_NEPG = 0x07,/* 16 bit r/w Next Page Register */
1188 PHY_NAT_NEPG_LP = 0x08,/* 16 bit r/o Next Page Link Partner Reg */
1189 /* National-specific registers */
1190 PHY_NAT_1000T_CTRL = 0x09,/* 16 bit r/w 1000Base-T Control Reg */
1191 PHY_NAT_1000T_STAT = 0x0a,/* 16 bit r/o 1000Base-T Status Reg */
1192 PHY_NAT_EXT_STAT = 0x0f,/* 16 bit r/o Extended Status Register */
1193 PHY_NAT_EXT_CTRL1 = 0x10,/* 16 bit r/o Extended Control Reg1 */
1194 PHY_NAT_Q_STAT1 = 0x11,/* 16 bit r/o Quick Status Reg1 */
1195 PHY_NAT_10B_OP = 0x12,/* 16 bit r/o 10Base-T Operations Reg */
1196 PHY_NAT_EXT_CTRL2 = 0x13,/* 16 bit r/o Extended Control Reg1 */
1197 PHY_NAT_Q_STAT2 = 0x14,/* 16 bit r/o Quick Status Reg2 */
1198
1199 PHY_NAT_PHY_ADDR = 0x19,/* 16 bit r/o PHY Address Register */
1200};
1201
1202enum {
1203 PHY_CT_RESET = 1<<15, /* Bit 15: (sc) clear all PHY related regs */
1204 PHY_CT_LOOP = 1<<14, /* Bit 14: enable Loopback over PHY */
1205 PHY_CT_SPS_LSB = 1<<13, /* Bit 13: Speed select, lower bit */
1206 PHY_CT_ANE = 1<<12, /* Bit 12: Auto-Negotiation Enabled */
1207 PHY_CT_PDOWN = 1<<11, /* Bit 11: Power Down Mode */
1208 PHY_CT_ISOL = 1<<10, /* Bit 10: Isolate Mode */
1209 PHY_CT_RE_CFG = 1<<9, /* Bit 9: (sc) Restart Auto-Negotiation */
1210 PHY_CT_DUP_MD = 1<<8, /* Bit 8: Duplex Mode */
1211 PHY_CT_COL_TST = 1<<7, /* Bit 7: Collision Test enabled */
1212 PHY_CT_SPS_MSB = 1<<6, /* Bit 6: Speed select, upper bit */
1213};
1214
1215enum {
1216 PHY_CT_SP1000 = PHY_CT_SPS_MSB, /* enable speed of 1000 Mbps */
1217 PHY_CT_SP100 = PHY_CT_SPS_LSB, /* enable speed of 100 Mbps */
1218 PHY_CT_SP10 = 0, /* enable speed of 10 Mbps */
1219};
1220
1221enum {
1222 PHY_ST_EXT_ST = 1<<8, /* Bit 8: Extended Status Present */
1223
1224 PHY_ST_PRE_SUP = 1<<6, /* Bit 6: Preamble Suppression */
1225 PHY_ST_AN_OVER = 1<<5, /* Bit 5: Auto-Negotiation Over */
1226 PHY_ST_REM_FLT = 1<<4, /* Bit 4: Remote Fault Condition Occured */
1227 PHY_ST_AN_CAP = 1<<3, /* Bit 3: Auto-Negotiation Capability */
1228 PHY_ST_LSYNC = 1<<2, /* Bit 2: Link Synchronized */
1229 PHY_ST_JAB_DET = 1<<1, /* Bit 1: Jabber Detected */
1230 PHY_ST_EXT_REG = 1<<0, /* Bit 0: Extended Register available */
1231};
1232
1233enum {
1234 PHY_I1_OUI_MSK = 0x3f<<10, /* Bit 15..10: Organization Unique ID */
1235 PHY_I1_MOD_NUM = 0x3f<<4, /* Bit 9.. 4: Model Number */
1236 PHY_I1_REV_MSK = 0xf, /* Bit 3.. 0: Revision Number */
1237};
1238
1239/* different Broadcom PHY Ids */
1240enum {
1241 PHY_BCOM_ID1_A1 = 0x6041,
1242 PHY_BCOM_ID1_B2 = 0x6043,
1243 PHY_BCOM_ID1_C0 = 0x6044,
1244 PHY_BCOM_ID1_C5 = 0x6047,
1245};
1246
1247/* different Marvell PHY Ids */
1248enum {
1249 PHY_MARV_ID0_VAL= 0x0141, /* Marvell Unique Identifier */
1250 PHY_MARV_ID1_B0 = 0x0C23, /* Yukon (PHY 88E1011) */
1251 PHY_MARV_ID1_B2 = 0x0C25, /* Yukon-Plus (PHY 88E1011) */
1252 PHY_MARV_ID1_C2 = 0x0CC2, /* Yukon-EC (PHY 88E1111) */
1253 PHY_MARV_ID1_Y2 = 0x0C91, /* Yukon-2 (PHY 88E1112) */
1254};
1255
1256enum {
1257 PHY_AN_NXT_PG = 1<<15, /* Bit 15: Request Next Page */
1258 PHY_X_AN_ACK = 1<<14, /* Bit 14: (ro) Acknowledge Received */
1259 PHY_X_AN_RFB = 3<<12,/* Bit 13..12: Remote Fault Bits */
1260
1261 PHY_X_AN_PAUSE = 3<<7,/* Bit 8.. 7: Pause Bits */
1262 PHY_X_AN_HD = 1<<6, /* Bit 6: Half Duplex */
1263 PHY_X_AN_FD = 1<<5, /* Bit 5: Full Duplex */
1264};
1265
1266enum {
1267 PHY_B_AN_RF = 1<<13, /* Bit 13: Remote Fault */
1268
1269 PHY_B_AN_ASP = 1<<11, /* Bit 11: Asymmetric Pause */
1270 PHY_B_AN_PC = 1<<10, /* Bit 10: Pause Capable */
1271 PHY_B_AN_SEL = 0x1f, /* Bit 4..0: Selector Field, 00001=Ethernet*/
1272};
1273
1274enum {
1275 PHY_L_AN_RF = 1<<13, /* Bit 13: Remote Fault */
1276 /* Bit 12: reserved */
1277 PHY_L_AN_ASP = 1<<11, /* Bit 11: Asymmetric Pause */
1278 PHY_L_AN_PC = 1<<10, /* Bit 10: Pause Capable */
1279
1280 PHY_L_AN_SEL = 0x1f, /* Bit 4..0: Selector Field, 00001=Ethernet*/
1281};
1282
1283/* PHY_NAT_AUNE_ADV 16 bit r/w Auto-Negotiation Advertisement */
1284/* PHY_NAT_AUNE_LP 16 bit r/o Link Partner Ability Reg *****/
1285/* PHY_AN_NXT_PG (see XMAC) Bit 15: Request Next Page */
1286enum {
1287 PHY_N_AN_RF = 1<<13, /* Bit 13: Remote Fault */
1288
1289 PHY_N_AN_100F = 1<<11, /* Bit 11: 100Base-T2 FD Support */
1290 PHY_N_AN_100H = 1<<10, /* Bit 10: 100Base-T2 HD Support */
1291
1292 PHY_N_AN_SEL = 0x1f, /* Bit 4..0: Selector Field, 00001=Ethernet*/
1293};
1294
1295/* field type definition for PHY_x_AN_SEL */
1296enum {
1297 PHY_SEL_TYPE = 1, /* 00001 = Ethernet */
1298};
1299
1300enum {
1301 PHY_ANE_LP_NP = 1<<3, /* Bit 3: Link Partner can Next Page */
1302 PHY_ANE_LOC_NP = 1<<2, /* Bit 2: Local PHY can Next Page */
1303 PHY_ANE_RX_PG = 1<<1, /* Bit 1: Page Received */
1304};
1305
1306enum {
1307 PHY_ANE_PAR_DF = 1<<4, /* Bit 4: Parallel Detection Fault */
1308
1309 PHY_ANE_LP_CAP = 1<<0, /* Bit 0: Link Partner Auto-Neg. Cap. */
1310};
1311
1312enum {
1313 PHY_NP_MORE = 1<<15, /* Bit 15: More, Next Pages to follow */
1314 PHY_NP_ACK1 = 1<<14, /* Bit 14: (ro) Ack1, for receiving a message */
1315 PHY_NP_MSG_VAL = 1<<13, /* Bit 13: Message Page valid */
1316 PHY_NP_ACK2 = 1<<12, /* Bit 12: Ack2, comply with msg content */
1317 PHY_NP_TOG = 1<<11, /* Bit 11: Toggle Bit, ensure sync */
1318 PHY_NP_MSG = 0x07ff, /* Bit 10..0: Message from/to Link Partner */
1319};
1320
1321enum {
1322 PHY_X_EX_FD = 1<<15, /* Bit 15: Device Supports Full Duplex */
1323 PHY_X_EX_HD = 1<<14, /* Bit 14: Device Supports Half Duplex */
1324};
1325
1326enum {
1327 PHY_X_RS_PAUSE = 3<<7,/* Bit 8..7: selected Pause Mode */
1328 PHY_X_RS_HD = 1<<6, /* Bit 6: Half Duplex Mode selected */
1329 PHY_X_RS_FD = 1<<5, /* Bit 5: Full Duplex Mode selected */
1330 PHY_X_RS_ABLMIS = 1<<4, /* Bit 4: duplex or pause cap mismatch */
1331 PHY_X_RS_PAUMIS = 1<<3, /* Bit 3: pause capability mismatch */
1332};
1333
1334/** Remote Fault Bits (PHY_X_AN_RFB) encoding */
1335enum {
1336 X_RFB_OK = 0<<12,/* Bit 13..12 No errors, Link OK */
1337 X_RFB_LF = 1<<12, /* Bit 13..12 Link Failure */
1338 X_RFB_OFF = 2<<12,/* Bit 13..12 Offline */
1339 X_RFB_AN_ERR = 3<<12,/* Bit 13..12 Auto-Negotiation Error */
1340};
1341
1342/* Pause Bits (PHY_X_AN_PAUSE and PHY_X_RS_PAUSE) encoding */
1343enum {
1344 PHY_X_P_NO_PAUSE = 0<<7,/* Bit 8..7: no Pause Mode */
1345 PHY_X_P_SYM_MD = 1<<7, /* Bit 8..7: symmetric Pause Mode */
1346 PHY_X_P_ASYM_MD = 2<<7,/* Bit 8..7: asymmetric Pause Mode */
1347 PHY_X_P_BOTH_MD = 3<<7,/* Bit 8..7: both Pause Mode */
1348};
1349
1350
1351/* Broadcom-Specific */
1352/***** PHY_BCOM_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/
1353enum {
1354 PHY_B_1000C_TEST = 7<<13,/* Bit 15..13: Test Modes */
1355 PHY_B_1000C_MSE = 1<<12, /* Bit 12: Master/Slave Enable */
1356 PHY_B_1000C_MSC = 1<<11, /* Bit 11: M/S Configuration */
1357 PHY_B_1000C_RD = 1<<10, /* Bit 10: Repeater/DTE */
1358 PHY_B_1000C_AFD = 1<<9, /* Bit 9: Advertise Full Duplex */
1359 PHY_B_1000C_AHD = 1<<8, /* Bit 8: Advertise Half Duplex */
1360};
1361
1362/***** PHY_BCOM_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
1363/***** PHY_MARV_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
1364enum {
1365 PHY_B_1000S_MSF = 1<<15, /* Bit 15: Master/Slave Fault */
1366 PHY_B_1000S_MSR = 1<<14, /* Bit 14: Master/Slave Result */
1367 PHY_B_1000S_LRS = 1<<13, /* Bit 13: Local Receiver Status */
1368 PHY_B_1000S_RRS = 1<<12, /* Bit 12: Remote Receiver Status */
1369 PHY_B_1000S_LP_FD = 1<<11, /* Bit 11: Link Partner can FD */
1370 PHY_B_1000S_LP_HD = 1<<10, /* Bit 10: Link Partner can HD */
1371 /* Bit 9..8: reserved */
1372 PHY_B_1000S_IEC = 0xff, /* Bit 7..0: Idle Error Count */
1373};
1374
1375/***** PHY_BCOM_EXT_STAT 16 bit r/o Extended Status Register *****/
1376enum {
1377 PHY_B_ES_X_FD_CAP = 1<<15, /* Bit 15: 1000Base-X FD capable */
1378 PHY_B_ES_X_HD_CAP = 1<<14, /* Bit 14: 1000Base-X HD capable */
1379 PHY_B_ES_T_FD_CAP = 1<<13, /* Bit 13: 1000Base-T FD capable */
1380 PHY_B_ES_T_HD_CAP = 1<<12, /* Bit 12: 1000Base-T HD capable */
1381};
1382
1383/***** PHY_BCOM_P_EXT_CTRL 16 bit r/w PHY Extended Control Reg *****/
1384enum {
1385 PHY_B_PEC_MAC_PHY = 1<<15, /* Bit 15: 10BIT/GMI-Interface */
1386 PHY_B_PEC_DIS_CROSS = 1<<14, /* Bit 14: Disable MDI Crossover */
1387 PHY_B_PEC_TX_DIS = 1<<13, /* Bit 13: Tx output Disabled */
1388 PHY_B_PEC_INT_DIS = 1<<12, /* Bit 12: Interrupts Disabled */
1389 PHY_B_PEC_F_INT = 1<<11, /* Bit 11: Force Interrupt */
1390 PHY_B_PEC_BY_45 = 1<<10, /* Bit 10: Bypass 4B5B-Decoder */
1391 PHY_B_PEC_BY_SCR = 1<<9, /* Bit 9: Bypass Scrambler */
1392 PHY_B_PEC_BY_MLT3 = 1<<8, /* Bit 8: Bypass MLT3 Encoder */
1393 PHY_B_PEC_BY_RXA = 1<<7, /* Bit 7: Bypass Rx Alignm. */
1394 PHY_B_PEC_RES_SCR = 1<<6, /* Bit 6: Reset Scrambler */
1395 PHY_B_PEC_EN_LTR = 1<<5, /* Bit 5: Ena LED Traffic Mode */
1396 PHY_B_PEC_LED_ON = 1<<4, /* Bit 4: Force LED's on */
1397 PHY_B_PEC_LED_OFF = 1<<3, /* Bit 3: Force LED's off */
1398 PHY_B_PEC_EX_IPG = 1<<2, /* Bit 2: Extend Tx IPG Mode */
1399 PHY_B_PEC_3_LED = 1<<1, /* Bit 1: Three Link LED mode */
1400 PHY_B_PEC_HIGH_LA = 1<<0, /* Bit 0: GMII FIFO Elasticy */
1401};
1402
1403/***** PHY_BCOM_P_EXT_STAT 16 bit r/o PHY Extended Status Reg *****/
1404enum {
1405 PHY_B_PES_CROSS_STAT = 1<<13, /* Bit 13: MDI Crossover Status */
1406 PHY_B_PES_INT_STAT = 1<<12, /* Bit 12: Interrupt Status */
1407 PHY_B_PES_RRS = 1<<11, /* Bit 11: Remote Receiver Stat. */
1408 PHY_B_PES_LRS = 1<<10, /* Bit 10: Local Receiver Stat. */
1409 PHY_B_PES_LOCKED = 1<<9, /* Bit 9: Locked */
1410 PHY_B_PES_LS = 1<<8, /* Bit 8: Link Status */
1411 PHY_B_PES_RF = 1<<7, /* Bit 7: Remote Fault */
1412 PHY_B_PES_CE_ER = 1<<6, /* Bit 6: Carrier Ext Error */
1413 PHY_B_PES_BAD_SSD = 1<<5, /* Bit 5: Bad SSD */
1414 PHY_B_PES_BAD_ESD = 1<<4, /* Bit 4: Bad ESD */
1415 PHY_B_PES_RX_ER = 1<<3, /* Bit 3: Receive Error */
1416 PHY_B_PES_TX_ER = 1<<2, /* Bit 2: Transmit Error */
1417 PHY_B_PES_LOCK_ER = 1<<1, /* Bit 1: Lock Error */
1418 PHY_B_PES_MLT3_ER = 1<<0, /* Bit 0: MLT3 code Error */
1419};
1420
1421/***** PHY_BCOM_FC_CTR 16 bit r/w False Carrier Counter *****/
1422enum {
1423 PHY_B_FC_CTR = 0xff, /* Bit 7..0: False Carrier Counter */
1424
1425/***** PHY_BCOM_RNO_CTR 16 bit r/w Receive NOT_OK Counter *****/
1426 PHY_B_RC_LOC_MSK = 0xff00, /* Bit 15..8: Local Rx NOT_OK cnt */
1427 PHY_B_RC_REM_MSK = 0x00ff, /* Bit 7..0: Remote Rx NOT_OK cnt */
1428
1429/***** PHY_BCOM_AUX_CTRL 16 bit r/w Auxiliary Control Reg *****/
1430 PHY_B_AC_L_SQE = 1<<15, /* Bit 15: Low Squelch */
1431 PHY_B_AC_LONG_PACK = 1<<14, /* Bit 14: Rx Long Packets */
1432 PHY_B_AC_ER_CTRL = 3<<12,/* Bit 13..12: Edgerate Control */
1433 /* Bit 11: reserved */
1434 PHY_B_AC_TX_TST = 1<<10, /* Bit 10: Tx test bit, always 1 */
1435 /* Bit 9.. 8: reserved */
1436 PHY_B_AC_DIS_PRF = 1<<7, /* Bit 7: dis part resp filter */
1437 /* Bit 6: reserved */
1438 PHY_B_AC_DIS_PM = 1<<5, /* Bit 5: dis power management */
1439 /* Bit 4: reserved */
1440 PHY_B_AC_DIAG = 1<<3, /* Bit 3: Diagnostic Mode */
1441};
1442
1443/***** PHY_BCOM_AUX_STAT 16 bit r/o Auxiliary Status Reg *****/
1444enum {
1445 PHY_B_AS_AN_C = 1<<15, /* Bit 15: AutoNeg complete */
1446 PHY_B_AS_AN_CA = 1<<14, /* Bit 14: AN Complete Ack */
1447 PHY_B_AS_ANACK_D = 1<<13, /* Bit 13: AN Ack Detect */
1448 PHY_B_AS_ANAB_D = 1<<12, /* Bit 12: AN Ability Detect */
1449 PHY_B_AS_NPW = 1<<11, /* Bit 11: AN Next Page Wait */
1450 PHY_B_AS_AN_RES_MSK = 7<<8,/* Bit 10..8: AN HDC */
1451 PHY_B_AS_PDF = 1<<7, /* Bit 7: Parallel Detect. Fault */
1452 PHY_B_AS_RF = 1<<6, /* Bit 6: Remote Fault */
1453 PHY_B_AS_ANP_R = 1<<5, /* Bit 5: AN Page Received */
1454 PHY_B_AS_LP_ANAB = 1<<4, /* Bit 4: LP AN Ability */
1455 PHY_B_AS_LP_NPAB = 1<<3, /* Bit 3: LP Next Page Ability */
1456 PHY_B_AS_LS = 1<<2, /* Bit 2: Link Status */
1457 PHY_B_AS_PRR = 1<<1, /* Bit 1: Pause Resolution-Rx */
1458 PHY_B_AS_PRT = 1<<0, /* Bit 0: Pause Resolution-Tx */
1459};
1460#define PHY_B_AS_PAUSE_MSK (PHY_B_AS_PRR | PHY_B_AS_PRT)
1461
1462/***** PHY_BCOM_INT_STAT 16 bit r/o Interrupt Status Reg *****/
1463/***** PHY_BCOM_INT_MASK 16 bit r/w Interrupt Mask Reg *****/
1464enum {
1465 PHY_B_IS_PSE = 1<<14, /* Bit 14: Pair Swap Error */
1466 PHY_B_IS_MDXI_SC = 1<<13, /* Bit 13: MDIX Status Change */
1467 PHY_B_IS_HCT = 1<<12, /* Bit 12: counter above 32k */
1468 PHY_B_IS_LCT = 1<<11, /* Bit 11: counter above 128 */
1469 PHY_B_IS_AN_PR = 1<<10, /* Bit 10: Page Received */
1470 PHY_B_IS_NO_HDCL = 1<<9, /* Bit 9: No HCD Link */
1471 PHY_B_IS_NO_HDC = 1<<8, /* Bit 8: No HCD */
1472 PHY_B_IS_NEG_USHDC = 1<<7, /* Bit 7: Negotiated Unsup. HCD */
1473 PHY_B_IS_SCR_S_ER = 1<<6, /* Bit 6: Scrambler Sync Error */
1474 PHY_B_IS_RRS_CHANGE = 1<<5, /* Bit 5: Remote Rx Stat Change */
1475 PHY_B_IS_LRS_CHANGE = 1<<4, /* Bit 4: Local Rx Stat Change */
1476 PHY_B_IS_DUP_CHANGE = 1<<3, /* Bit 3: Duplex Mode Change */
1477 PHY_B_IS_LSP_CHANGE = 1<<2, /* Bit 2: Link Speed Change */
1478 PHY_B_IS_LST_CHANGE = 1<<1, /* Bit 1: Link Status Changed */
1479 PHY_B_IS_CRC_ER = 1<<0, /* Bit 0: CRC Error */
1480};
1481#define PHY_B_DEF_MSK (~(PHY_B_IS_AN_PR | PHY_B_IS_LST_CHANGE))
1482
1483/* Pause Bits (PHY_B_AN_ASP and PHY_B_AN_PC) encoding */
1484enum {
1485 PHY_B_P_NO_PAUSE = 0<<10,/* Bit 11..10: no Pause Mode */
1486 PHY_B_P_SYM_MD = 1<<10, /* Bit 11..10: symmetric Pause Mode */
1487 PHY_B_P_ASYM_MD = 2<<10,/* Bit 11..10: asymmetric Pause Mode */
1488 PHY_B_P_BOTH_MD = 3<<10,/* Bit 11..10: both Pause Mode */
1489};
1490/*
1491 * Resolved Duplex mode and Capabilities (Aux Status Summary Reg)
1492 */
1493enum {
1494 PHY_B_RES_1000FD = 7<<8,/* Bit 10..8: 1000Base-T Full Dup. */
1495 PHY_B_RES_1000HD = 6<<8,/* Bit 10..8: 1000Base-T Half Dup. */
1496};
1497
1498/*
1499 * Level One-Specific
1500 */
1501/***** PHY_LONE_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/
1502enum {
1503 PHY_L_1000C_TEST = 7<<13,/* Bit 15..13: Test Modes */
1504 PHY_L_1000C_MSE = 1<<12, /* Bit 12: Master/Slave Enable */
1505 PHY_L_1000C_MSC = 1<<11, /* Bit 11: M/S Configuration */
1506 PHY_L_1000C_RD = 1<<10, /* Bit 10: Repeater/DTE */
1507 PHY_L_1000C_AFD = 1<<9, /* Bit 9: Advertise Full Duplex */
1508 PHY_L_1000C_AHD = 1<<8, /* Bit 8: Advertise Half Duplex */
1509};
1510
1511/***** PHY_LONE_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
1512enum {
1513 PHY_L_1000S_MSF = 1<<15, /* Bit 15: Master/Slave Fault */
1514 PHY_L_1000S_MSR = 1<<14, /* Bit 14: Master/Slave Result */
1515 PHY_L_1000S_LRS = 1<<13, /* Bit 13: Local Receiver Status */
1516 PHY_L_1000S_RRS = 1<<12, /* Bit 12: Remote Receiver Status */
1517 PHY_L_1000S_LP_FD = 1<<11, /* Bit 11: Link Partner can FD */
1518 PHY_L_1000S_LP_HD = 1<<10, /* Bit 10: Link Partner can HD */
1519
1520 PHY_L_1000S_IEC = 0xff, /* Bit 7..0: Idle Error Count */
1521
1522/***** PHY_LONE_EXT_STAT 16 bit r/o Extended Status Register *****/
1523 PHY_L_ES_X_FD_CAP = 1<<15, /* Bit 15: 1000Base-X FD capable */
1524 PHY_L_ES_X_HD_CAP = 1<<14, /* Bit 14: 1000Base-X HD capable */
1525 PHY_L_ES_T_FD_CAP = 1<<13, /* Bit 13: 1000Base-T FD capable */
1526 PHY_L_ES_T_HD_CAP = 1<<12, /* Bit 12: 1000Base-T HD capable */
1527};
1528
1529/***** PHY_LONE_PORT_CFG 16 bit r/w Port Configuration Reg *****/
1530enum {
1531 PHY_L_PC_REP_MODE = 1<<15, /* Bit 15: Repeater Mode */
1532
1533 PHY_L_PC_TX_DIS = 1<<13, /* Bit 13: Tx output Disabled */
1534 PHY_L_PC_BY_SCR = 1<<12, /* Bit 12: Bypass Scrambler */
1535 PHY_L_PC_BY_45 = 1<<11, /* Bit 11: Bypass 4B5B-Decoder */
1536 PHY_L_PC_JAB_DIS = 1<<10, /* Bit 10: Jabber Disabled */
1537 PHY_L_PC_SQE = 1<<9, /* Bit 9: Enable Heartbeat */
1538 PHY_L_PC_TP_LOOP = 1<<8, /* Bit 8: TP Loopback */
1539 PHY_L_PC_SSS = 1<<7, /* Bit 7: Smart Speed Selection */
1540 PHY_L_PC_FIFO_SIZE = 1<<6, /* Bit 6: FIFO Size */
1541 PHY_L_PC_PRE_EN = 1<<5, /* Bit 5: Preamble Enable */
1542 PHY_L_PC_CIM = 1<<4, /* Bit 4: Carrier Integrity Mon */
1543 PHY_L_PC_10_SER = 1<<3, /* Bit 3: Use Serial Output */
1544 PHY_L_PC_ANISOL = 1<<2, /* Bit 2: Unisolate Port */
1545 PHY_L_PC_TEN_BIT = 1<<1, /* Bit 1: 10bit iface mode on */
1546 PHY_L_PC_ALTCLOCK = 1<<0, /* Bit 0: (ro) ALTCLOCK Mode on */
1547};
1548
1549/***** PHY_LONE_Q_STAT 16 bit r/o Quick Status Reg *****/
1550enum {
1551 PHY_L_QS_D_RATE = 3<<14,/* Bit 15..14: Data Rate */
1552 PHY_L_QS_TX_STAT = 1<<13, /* Bit 13: Transmitting */
1553 PHY_L_QS_RX_STAT = 1<<12, /* Bit 12: Receiving */
1554 PHY_L_QS_COL_STAT = 1<<11, /* Bit 11: Collision */
1555 PHY_L_QS_L_STAT = 1<<10, /* Bit 10: Link is up */
1556 PHY_L_QS_DUP_MOD = 1<<9, /* Bit 9: Full/Half Duplex */
1557 PHY_L_QS_AN = 1<<8, /* Bit 8: AutoNeg is On */
1558 PHY_L_QS_AN_C = 1<<7, /* Bit 7: AN is Complete */
1559 PHY_L_QS_LLE = 7<<4,/* Bit 6..4: Line Length Estim. */
1560 PHY_L_QS_PAUSE = 1<<3, /* Bit 3: LP advertised Pause */
1561 PHY_L_QS_AS_PAUSE = 1<<2, /* Bit 2: LP adv. asym. Pause */
1562 PHY_L_QS_ISOLATE = 1<<1, /* Bit 1: CIM Isolated */
1563 PHY_L_QS_EVENT = 1<<0, /* Bit 0: Event has occurred */
1564};
1565
1566/***** PHY_LONE_INT_ENAB 16 bit r/w Interrupt Enable Reg *****/
1567/***** PHY_LONE_INT_STAT 16 bit r/o Interrupt Status Reg *****/
1568enum {
1569 PHY_L_IS_AN_F = 1<<13, /* Bit 13: Auto-Negotiation fault */
1570 PHY_L_IS_CROSS = 1<<11, /* Bit 11: Crossover used */
1571 PHY_L_IS_POL = 1<<10, /* Bit 10: Polarity correct. used */
1572 PHY_L_IS_SS = 1<<9, /* Bit 9: Smart Speed Downgrade */
1573 PHY_L_IS_CFULL = 1<<8, /* Bit 8: Counter Full */
1574 PHY_L_IS_AN_C = 1<<7, /* Bit 7: AutoNeg Complete */
1575 PHY_L_IS_SPEED = 1<<6, /* Bit 6: Speed Changed */
1576 PHY_L_IS_DUP = 1<<5, /* Bit 5: Duplex Changed */
1577 PHY_L_IS_LS = 1<<4, /* Bit 4: Link Status Changed */
1578 PHY_L_IS_ISOL = 1<<3, /* Bit 3: Isolate Occured */
1579 PHY_L_IS_MDINT = 1<<2, /* Bit 2: (ro) STAT: MII Int Pending */
1580 PHY_L_IS_INTEN = 1<<1, /* Bit 1: ENAB: Enable IRQs */
1581 PHY_L_IS_FORCE = 1<<0, /* Bit 0: ENAB: Force Interrupt */
1582};
1583
1584/* int. mask */
1585#define PHY_L_DEF_MSK (PHY_L_IS_LS | PHY_L_IS_ISOL | PHY_L_IS_INTEN)
1586
1587/***** PHY_LONE_LED_CFG 16 bit r/w LED Configuration Reg *****/
1588enum {
1589 PHY_L_LC_LEDC = 3<<14,/* Bit 15..14: Col/Blink/On/Off */
1590 PHY_L_LC_LEDR = 3<<12,/* Bit 13..12: Rx/Blink/On/Off */
1591 PHY_L_LC_LEDT = 3<<10,/* Bit 11..10: Tx/Blink/On/Off */
1592 PHY_L_LC_LEDG = 3<<8,/* Bit 9..8: Giga/Blink/On/Off */
1593 PHY_L_LC_LEDS = 3<<6,/* Bit 7..6: 10-100/Blink/On/Off */
1594 PHY_L_LC_LEDL = 3<<4,/* Bit 5..4: Link/Blink/On/Off */
1595 PHY_L_LC_LEDF = 3<<2,/* Bit 3..2: Duplex/Blink/On/Off */
1596 PHY_L_LC_PSTRECH= 1<<1, /* Bit 1: Strech LED Pulses */
1597 PHY_L_LC_FREQ = 1<<0, /* Bit 0: 30/100 ms */
1598};
1599
1600/***** PHY_LONE_PORT_CTRL 16 bit r/w Port Control Reg *****/
1601enum {
1602 PHY_L_PC_TX_TCLK = 1<<15, /* Bit 15: Enable TX_TCLK */
1603 PHY_L_PC_ALT_NP = 1<<13, /* Bit 14: Alternate Next Page */
1604 PHY_L_PC_GMII_ALT= 1<<12, /* Bit 13: Alternate GMII driver */
1605 PHY_L_PC_TEN_CRS = 1<<10, /* Bit 10: Extend CRS*/
1606};
1607
1608/***** PHY_LONE_CIM 16 bit r/o CIM Reg *****/
1609enum {
1610 PHY_L_CIM_ISOL = 0xff<<8,/* Bit 15..8: Isolate Count */
1611 PHY_L_CIM_FALSE_CAR = 0xff, /* Bit 7..0: False Carrier Count */
1612};
1613
1614/*
1615 * Pause Bits (PHY_L_AN_ASP and PHY_L_AN_PC) encoding
1616 */
1617enum {
1618 PHY_L_P_NO_PAUSE= 0<<10,/* Bit 11..10: no Pause Mode */
1619 PHY_L_P_SYM_MD = 1<<10, /* Bit 11..10: symmetric Pause Mode */
1620 PHY_L_P_ASYM_MD = 2<<10,/* Bit 11..10: asymmetric Pause Mode */
1621 PHY_L_P_BOTH_MD = 3<<10,/* Bit 11..10: both Pause Mode */
1622};
1623
1624/*
1625 * National-Specific
1626 */
1627/***** PHY_NAT_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/
1628enum {
1629 PHY_N_1000C_TEST= 7<<13,/* Bit 15..13: Test Modes */
1630 PHY_N_1000C_MSE = 1<<12, /* Bit 12: Master/Slave Enable */
1631 PHY_N_1000C_MSC = 1<<11, /* Bit 11: M/S Configuration */
1632 PHY_N_1000C_RD = 1<<10, /* Bit 10: Repeater/DTE */
1633 PHY_N_1000C_AFD = 1<<9, /* Bit 9: Advertise Full Duplex */
1634 PHY_N_1000C_AHD = 1<<8, /* Bit 8: Advertise Half Duplex */
1635 PHY_N_1000C_APC = 1<<7, /* Bit 7: Asymmetric Pause Cap. */};
1636
1637
1638/***** PHY_NAT_1000T_STAT 16 bit r/o 1000Base-T Status Reg *****/
1639enum {
1640 PHY_N_1000S_MSF = 1<<15, /* Bit 15: Master/Slave Fault */
1641 PHY_N_1000S_MSR = 1<<14, /* Bit 14: Master/Slave Result */
1642 PHY_N_1000S_LRS = 1<<13, /* Bit 13: Local Receiver Status */
1643 PHY_N_1000S_RRS = 1<<12, /* Bit 12: Remote Receiver Status*/
1644 PHY_N_1000S_LP_FD= 1<<11, /* Bit 11: Link Partner can FD */
1645 PHY_N_1000S_LP_HD= 1<<10, /* Bit 10: Link Partner can HD */
1646 PHY_N_1000C_LP_APC= 1<<9, /* Bit 9: LP Asym. Pause Cap. */
1647 PHY_N_1000S_IEC = 0xff, /* Bit 7..0: Idle Error Count */
1648};
1649
1650/***** PHY_NAT_EXT_STAT 16 bit r/o Extended Status Register *****/
1651enum {
1652 PHY_N_ES_X_FD_CAP= 1<<15, /* Bit 15: 1000Base-X FD capable */
1653 PHY_N_ES_X_HD_CAP= 1<<14, /* Bit 14: 1000Base-X HD capable */
1654 PHY_N_ES_T_FD_CAP= 1<<13, /* Bit 13: 1000Base-T FD capable */
1655 PHY_N_ES_T_HD_CAP= 1<<12, /* Bit 12: 1000Base-T HD capable */
1656};
1657
1658/** Marvell-Specific */
1659enum {
1660 PHY_M_AN_NXT_PG = 1<<15, /* Request Next Page */
1661 PHY_M_AN_ACK = 1<<14, /* (ro) Acknowledge Received */
1662 PHY_M_AN_RF = 1<<13, /* Remote Fault */
1663
1664 PHY_M_AN_ASP = 1<<11, /* Asymmetric Pause */
1665 PHY_M_AN_PC = 1<<10, /* MAC Pause implemented */
1666 PHY_M_AN_100_T4 = 1<<9, /* Not cap. 100Base-T4 (always 0) */
1667 PHY_M_AN_100_FD = 1<<8, /* Advertise 100Base-TX Full Duplex */
1668 PHY_M_AN_100_HD = 1<<7, /* Advertise 100Base-TX Half Duplex */
1669 PHY_M_AN_10_FD = 1<<6, /* Advertise 10Base-TX Full Duplex */
1670 PHY_M_AN_10_HD = 1<<5, /* Advertise 10Base-TX Half Duplex */
1671 PHY_M_AN_SEL_MSK =0x1f<<4, /* Bit 4.. 0: Selector Field Mask */
1672};
1673
1674/* special defines for FIBER (88E1011S only) */
1675enum {
1676 PHY_M_AN_ASP_X = 1<<8, /* Asymmetric Pause */
1677 PHY_M_AN_PC_X = 1<<7, /* MAC Pause implemented */
1678 PHY_M_AN_1000X_AHD = 1<<6, /* Advertise 10000Base-X Half Duplex */
1679 PHY_M_AN_1000X_AFD = 1<<5, /* Advertise 10000Base-X Full Duplex */
1680};
1681
1682/* Pause Bits (PHY_M_AN_ASP_X and PHY_M_AN_PC_X) encoding */
1683enum {
1684 PHY_M_P_NO_PAUSE_X = 0<<7,/* Bit 8.. 7: no Pause Mode */
1685 PHY_M_P_SYM_MD_X = 1<<7, /* Bit 8.. 7: symmetric Pause Mode */
1686 PHY_M_P_ASYM_MD_X = 2<<7,/* Bit 8.. 7: asymmetric Pause Mode */
1687 PHY_M_P_BOTH_MD_X = 3<<7,/* Bit 8.. 7: both Pause Mode */
1688};
1689
1690/***** PHY_MARV_1000T_CTRL 16 bit r/w 1000Base-T Control Reg *****/
1691enum {
1692 PHY_M_1000C_TEST = 7<<13,/* Bit 15..13: Test Modes */
1693 PHY_M_1000C_MSE = 1<<12, /* Manual Master/Slave Enable */
1694 PHY_M_1000C_MSC = 1<<11, /* M/S Configuration (1=Master) */
1695 PHY_M_1000C_MPD = 1<<10, /* Multi-Port Device */
1696 PHY_M_1000C_AFD = 1<<9, /* Advertise Full Duplex */
1697 PHY_M_1000C_AHD = 1<<8, /* Advertise Half Duplex */
1698};
1699
1700/***** PHY_MARV_PHY_CTRL 16 bit r/w PHY Specific Ctrl Reg *****/
1701enum {
1702 PHY_M_PC_TX_FFD_MSK = 3<<14,/* Bit 15..14: Tx FIFO Depth Mask */
1703 PHY_M_PC_RX_FFD_MSK = 3<<12,/* Bit 13..12: Rx FIFO Depth Mask */
1704 PHY_M_PC_ASS_CRS_TX = 1<<11, /* Assert CRS on Transmit */
1705 PHY_M_PC_FL_GOOD = 1<<10, /* Force Link Good */
1706 PHY_M_PC_EN_DET_MSK = 3<<8,/* Bit 9.. 8: Energy Detect Mask */
1707 PHY_M_PC_ENA_EXT_D = 1<<7, /* Enable Ext. Distance (10BT) */
1708 PHY_M_PC_MDIX_MSK = 3<<5,/* Bit 6.. 5: MDI/MDIX Config. Mask */
1709 PHY_M_PC_DIS_125CLK = 1<<4, /* Disable 125 CLK */
1710 PHY_M_PC_MAC_POW_UP = 1<<3, /* MAC Power up */
1711 PHY_M_PC_SQE_T_ENA = 1<<2, /* SQE Test Enabled */
1712 PHY_M_PC_POL_R_DIS = 1<<1, /* Polarity Reversal Disabled */
1713 PHY_M_PC_DIS_JABBER = 1<<0, /* Disable Jabber */
1714};
1715
1716enum {
1717 PHY_M_PC_EN_DET = 2<<8, /* Energy Detect (Mode 1) */
1718 PHY_M_PC_EN_DET_PLUS = 3<<8, /* Energy Detect Plus (Mode 2) */
1719};
1720
1721#define PHY_M_PC_MDI_XMODE(x) (((x)<<5) & PHY_M_PC_MDIX_MSK)
1722
1723enum {
1724 PHY_M_PC_MAN_MDI = 0, /* 00 = Manual MDI configuration */
1725 PHY_M_PC_MAN_MDIX = 1, /* 01 = Manual MDIX configuration */
1726 PHY_M_PC_ENA_AUTO = 3, /* 11 = Enable Automatic Crossover */
1727};
1728
1729/* for 10/100 Fast Ethernet PHY (88E3082 only) */
1730enum {
1731 PHY_M_PC_ENA_DTE_DT = 1<<15, /* Enable Data Terminal Equ. (DTE) Detect */
1732 PHY_M_PC_ENA_ENE_DT = 1<<14, /* Enable Energy Detect (sense & pulse) */
1733 PHY_M_PC_DIS_NLP_CK = 1<<13, /* Disable Normal Link Puls (NLP) Check */
1734 PHY_M_PC_ENA_LIP_NP = 1<<12, /* Enable Link Partner Next Page Reg. */
1735 PHY_M_PC_DIS_NLP_GN = 1<<11, /* Disable Normal Link Puls Generation */
1736
1737 PHY_M_PC_DIS_SCRAMB = 1<<9, /* Disable Scrambler */
1738 PHY_M_PC_DIS_FEFI = 1<<8, /* Disable Far End Fault Indic. (FEFI) */
1739
1740 PHY_M_PC_SH_TP_SEL = 1<<6, /* Shielded Twisted Pair Select */
1741 PHY_M_PC_RX_FD_MSK = 3<<2,/* Bit 3.. 2: Rx FIFO Depth Mask */
1742};
1743
1744/***** PHY_MARV_PHY_STAT 16 bit r/o PHY Specific Status Reg *****/
1745enum {
1746 PHY_M_PS_SPEED_MSK = 3<<14, /* Bit 15..14: Speed Mask */
1747 PHY_M_PS_SPEED_1000 = 1<<15, /* 10 = 1000 Mbps */
1748 PHY_M_PS_SPEED_100 = 1<<14, /* 01 = 100 Mbps */
1749 PHY_M_PS_SPEED_10 = 0, /* 00 = 10 Mbps */
1750 PHY_M_PS_FULL_DUP = 1<<13, /* Full Duplex */
1751 PHY_M_PS_PAGE_REC = 1<<12, /* Page Received */
1752 PHY_M_PS_SPDUP_RES = 1<<11, /* Speed & Duplex Resolved */
1753 PHY_M_PS_LINK_UP = 1<<10, /* Link Up */
1754 PHY_M_PS_CABLE_MSK = 7<<7, /* Bit 9.. 7: Cable Length Mask */
1755 PHY_M_PS_MDI_X_STAT = 1<<6, /* MDI Crossover Stat (1=MDIX) */
1756 PHY_M_PS_DOWNS_STAT = 1<<5, /* Downshift Status (1=downsh.) */
1757 PHY_M_PS_ENDET_STAT = 1<<4, /* Energy Detect Status (1=act) */
1758 PHY_M_PS_TX_P_EN = 1<<3, /* Tx Pause Enabled */
1759 PHY_M_PS_RX_P_EN = 1<<2, /* Rx Pause Enabled */
1760 PHY_M_PS_POL_REV = 1<<1, /* Polarity Reversed */
1761 PHY_M_PS_JABBER = 1<<0, /* Jabber */
1762};
1763
1764#define PHY_M_PS_PAUSE_MSK (PHY_M_PS_TX_P_EN | PHY_M_PS_RX_P_EN)
1765
1766/* for 10/100 Fast Ethernet PHY (88E3082 only) */
1767enum {
1768 PHY_M_PS_DTE_DETECT = 1<<15, /* Data Terminal Equipment (DTE) Detected */
1769 PHY_M_PS_RES_SPEED = 1<<14, /* Resolved Speed (1=100 Mbps, 0=10 Mbps */
1770};
1771
1772enum {
1773 PHY_M_IS_AN_ERROR = 1<<15, /* Auto-Negotiation Error */
1774 PHY_M_IS_LSP_CHANGE = 1<<14, /* Link Speed Changed */
1775 PHY_M_IS_DUP_CHANGE = 1<<13, /* Duplex Mode Changed */
1776 PHY_M_IS_AN_PR = 1<<12, /* Page Received */
1777 PHY_M_IS_AN_COMPL = 1<<11, /* Auto-Negotiation Completed */
1778 PHY_M_IS_LST_CHANGE = 1<<10, /* Link Status Changed */
1779 PHY_M_IS_SYMB_ERROR = 1<<9, /* Symbol Error */
1780 PHY_M_IS_FALSE_CARR = 1<<8, /* False Carrier */
1781 PHY_M_IS_FIFO_ERROR = 1<<7, /* FIFO Overflow/Underrun Error */
1782 PHY_M_IS_MDI_CHANGE = 1<<6, /* MDI Crossover Changed */
1783 PHY_M_IS_DOWNSH_DET = 1<<5, /* Downshift Detected */
1784 PHY_M_IS_END_CHANGE = 1<<4, /* Energy Detect Changed */
1785
1786 PHY_M_IS_DTE_CHANGE = 1<<2, /* DTE Power Det. Status Changed */
1787 PHY_M_IS_POL_CHANGE = 1<<1, /* Polarity Changed */
1788 PHY_M_IS_JABBER = 1<<0, /* Jabber */
1789};
1790
1791#define PHY_M_DEF_MSK ( PHY_M_IS_AN_ERROR | PHY_M_IS_LSP_CHANGE | \
1792 PHY_M_IS_LST_CHANGE | PHY_M_IS_FIFO_ERROR)
1793
1794/***** PHY_MARV_EXT_CTRL 16 bit r/w Ext. PHY Specific Ctrl *****/
1795enum {
1796 PHY_M_EC_ENA_BC_EXT = 1<<15, /* Enable Block Carr. Ext. (88E1111 only) */
1797 PHY_M_EC_ENA_LIN_LB = 1<<14, /* Enable Line Loopback (88E1111 only) */
1798
1799 PHY_M_EC_DIS_LINK_P = 1<<12, /* Disable Link Pulses (88E1111 only) */
1800 PHY_M_EC_M_DSC_MSK = 3<<10, /* Bit 11..10: Master Downshift Counter */
1801 /* (88E1011 only) */
1802 PHY_M_EC_S_DSC_MSK = 3<<8,/* Bit 9.. 8: Slave Downshift Counter */
1803 /* (88E1011 only) */
1804 PHY_M_EC_M_DSC_MSK2 = 7<<9,/* Bit 11.. 9: Master Downshift Counter */
1805 /* (88E1111 only) */
1806 PHY_M_EC_DOWN_S_ENA = 1<<8, /* Downshift Enable (88E1111 only) */
1807 /* !!! Errata in spec. (1 = disable) */
1808 PHY_M_EC_RX_TIM_CT = 1<<7, /* RGMII Rx Timing Control*/
1809 PHY_M_EC_MAC_S_MSK = 7<<4,/* Bit 6.. 4: Def. MAC interface speed */
1810 PHY_M_EC_FIB_AN_ENA = 1<<3, /* Fiber Auto-Neg. Enable (88E1011S only) */
1811 PHY_M_EC_DTE_D_ENA = 1<<2, /* DTE Detect Enable (88E1111 only) */
1812 PHY_M_EC_TX_TIM_CT = 1<<1, /* RGMII Tx Timing Control */
1813 PHY_M_EC_TRANS_DIS = 1<<0, /* Transmitter Disable (88E1111 only) */};
1814
1815#define PHY_M_EC_M_DSC(x) ((x)<<10) /* 00=1x; 01=2x; 10=3x; 11=4x */
1816#define PHY_M_EC_S_DSC(x) ((x)<<8) /* 00=dis; 01=1x; 10=2x; 11=3x */
1817#define PHY_M_EC_MAC_S(x) ((x)<<4) /* 01X=0; 110=2.5; 111=25 (MHz) */
1818
1819#define PHY_M_EC_M_DSC_2(x) ((x)<<9) /* 000=1x; 001=2x; 010=3x; 011=4x */
1820 /* 100=5x; 101=6x; 110=7x; 111=8x */
1821enum {
1822 MAC_TX_CLK_0_MHZ = 2,
1823 MAC_TX_CLK_2_5_MHZ = 6,
1824 MAC_TX_CLK_25_MHZ = 7,
1825};
1826
1827/***** PHY_MARV_LED_CTRL 16 bit r/w LED Control Reg *****/
1828enum {
1829 PHY_M_LEDC_DIS_LED = 1<<15, /* Disable LED */
1830 PHY_M_LEDC_PULS_MSK = 7<<12,/* Bit 14..12: Pulse Stretch Mask */
1831 PHY_M_LEDC_F_INT = 1<<11, /* Force Interrupt */
1832 PHY_M_LEDC_BL_R_MSK = 7<<8,/* Bit 10.. 8: Blink Rate Mask */
1833 PHY_M_LEDC_DP_C_LSB = 1<<7, /* Duplex Control (LSB, 88E1111 only) */
1834 PHY_M_LEDC_TX_C_LSB = 1<<6, /* Tx Control (LSB, 88E1111 only) */
1835 PHY_M_LEDC_LK_C_MSK = 7<<3,/* Bit 5.. 3: Link Control Mask */
1836 /* (88E1111 only) */
1837};
1838
1839enum {
1840 PHY_M_LEDC_LINK_MSK = 3<<3,/* Bit 4.. 3: Link Control Mask */
1841 /* (88E1011 only) */
1842 PHY_M_LEDC_DP_CTRL = 1<<2, /* Duplex Control */
1843 PHY_M_LEDC_DP_C_MSB = 1<<2, /* Duplex Control (MSB, 88E1111 only) */
1844 PHY_M_LEDC_RX_CTRL = 1<<1, /* Rx Activity / Link */
1845 PHY_M_LEDC_TX_CTRL = 1<<0, /* Tx Activity / Link */
1846 PHY_M_LEDC_TX_C_MSB = 1<<0, /* Tx Control (MSB, 88E1111 only) */
1847};
1848
1849#define PHY_M_LED_PULS_DUR(x) ( ((x)<<12) & PHY_M_LEDC_PULS_MSK)
1850
1851enum {
1852 PULS_NO_STR = 0,/* no pulse stretching */
1853 PULS_21MS = 1,/* 21 ms to 42 ms */
1854 PULS_42MS = 2,/* 42 ms to 84 ms */
1855 PULS_84MS = 3,/* 84 ms to 170 ms */
1856 PULS_170MS = 4,/* 170 ms to 340 ms */
1857 PULS_340MS = 5,/* 340 ms to 670 ms */
1858 PULS_670MS = 6,/* 670 ms to 1.3 s */
1859 PULS_1300MS = 7,/* 1.3 s to 2.7 s */
1860};
1861
1862#define PHY_M_LED_BLINK_RT(x) ( ((x)<<8) & PHY_M_LEDC_BL_R_MSK)
1863
1864enum {
1865 BLINK_42MS = 0,/* 42 ms */
1866 BLINK_84MS = 1,/* 84 ms */
1867 BLINK_170MS = 2,/* 170 ms */
1868 BLINK_340MS = 3,/* 340 ms */
1869 BLINK_670MS = 4,/* 670 ms */
1870};
1871
1872/***** PHY_MARV_LED_OVER 16 bit r/w Manual LED Override Reg *****/
1873#define PHY_M_LED_MO_SGMII(x) ((x)<<14) /* Bit 15..14: SGMII AN Timer */
1874 /* Bit 13..12: reserved */
1875#define PHY_M_LED_MO_DUP(x) ((x)<<10) /* Bit 11..10: Duplex */
1876#define PHY_M_LED_MO_10(x) ((x)<<8) /* Bit 9.. 8: Link 10 */
1877#define PHY_M_LED_MO_100(x) ((x)<<6) /* Bit 7.. 6: Link 100 */
1878#define PHY_M_LED_MO_1000(x) ((x)<<4) /* Bit 5.. 4: Link 1000 */
1879#define PHY_M_LED_MO_RX(x) ((x)<<2) /* Bit 3.. 2: Rx */
1880#define PHY_M_LED_MO_TX(x) ((x)<<0) /* Bit 1.. 0: Tx */
1881
1882enum {
1883 MO_LED_NORM = 0,
1884 MO_LED_BLINK = 1,
1885 MO_LED_OFF = 2,
1886 MO_LED_ON = 3,
1887};
1888
1889/***** PHY_MARV_EXT_CTRL_2 16 bit r/w Ext. PHY Specific Ctrl 2 *****/
1890enum {
1891 PHY_M_EC2_FI_IMPED = 1<<6, /* Fiber Input Impedance */
1892 PHY_M_EC2_FO_IMPED = 1<<5, /* Fiber Output Impedance */
1893 PHY_M_EC2_FO_M_CLK = 1<<4, /* Fiber Mode Clock Enable */
1894 PHY_M_EC2_FO_BOOST = 1<<3, /* Fiber Output Boost */
1895 PHY_M_EC2_FO_AM_MSK = 7,/* Bit 2.. 0: Fiber Output Amplitude */
1896};
1897
1898/***** PHY_MARV_EXT_P_STAT 16 bit r/w Ext. PHY Specific Status *****/
1899enum {
1900 PHY_M_FC_AUTO_SEL = 1<<15, /* Fiber/Copper Auto Sel. Dis. */
1901 PHY_M_FC_AN_REG_ACC = 1<<14, /* Fiber/Copper AN Reg. Access */
1902 PHY_M_FC_RESOLUTION = 1<<13, /* Fiber/Copper Resolution */
1903 PHY_M_SER_IF_AN_BP = 1<<12, /* Ser. IF AN Bypass Enable */
1904 PHY_M_SER_IF_BP_ST = 1<<11, /* Ser. IF AN Bypass Status */
1905 PHY_M_IRQ_POLARITY = 1<<10, /* IRQ polarity */
1906 PHY_M_DIS_AUT_MED = 1<<9, /* Disable Aut. Medium Reg. Selection */
1907 /* (88E1111 only) */
1908 /* Bit 9.. 4: reserved (88E1011 only) */
1909 PHY_M_UNDOC1 = 1<<7, /* undocumented bit !! */
1910 PHY_M_DTE_POW_STAT = 1<<4, /* DTE Power Status (88E1111 only) */
1911 PHY_M_MODE_MASK = 0xf, /* Bit 3.. 0: copy of HWCFG MODE[3:0] */
1912};
1913
1914/***** PHY_MARV_CABLE_DIAG 16 bit r/o Cable Diagnostic Reg *****/
1915enum {
1916 PHY_M_CABD_ENA_TEST = 1<<15, /* Enable Test (Page 0) */
1917 PHY_M_CABD_DIS_WAIT = 1<<15, /* Disable Waiting Period (Page 1) */
1918 /* (88E1111 only) */
1919 PHY_M_CABD_STAT_MSK = 3<<13, /* Bit 14..13: Status Mask */
1920 PHY_M_CABD_AMPL_MSK = 0x1f<<8,/* Bit 12.. 8: Amplitude Mask */
1921 /* (88E1111 only) */
1922 PHY_M_CABD_DIST_MSK = 0xff, /* Bit 7.. 0: Distance Mask */
1923};
1924
1925/* values for Cable Diagnostic Status (11=fail; 00=OK; 10=open; 01=short) */
1926enum {
1927 CABD_STAT_NORMAL= 0,
1928 CABD_STAT_SHORT = 1,
1929 CABD_STAT_OPEN = 2,
1930 CABD_STAT_FAIL = 3,
1931};
1932
1933/* for 10/100 Fast Ethernet PHY (88E3082 only) */
1934/***** PHY_MARV_FE_LED_PAR 16 bit r/w LED Parallel Select Reg. *****/
1935 /* Bit 15..12: reserved (used internally) */
1936enum {
1937 PHY_M_FELP_LED2_MSK = 0xf<<8, /* Bit 11.. 8: LED2 Mask (LINK) */
1938 PHY_M_FELP_LED1_MSK = 0xf<<4, /* Bit 7.. 4: LED1 Mask (ACT) */
1939 PHY_M_FELP_LED0_MSK = 0xf, /* Bit 3.. 0: LED0 Mask (SPEED) */
1940};
1941
1942#define PHY_M_FELP_LED2_CTRL(x) ( ((x)<<8) & PHY_M_FELP_LED2_MSK)
1943#define PHY_M_FELP_LED1_CTRL(x) ( ((x)<<4) & PHY_M_FELP_LED1_MSK)
1944#define PHY_M_FELP_LED0_CTRL(x) ( ((x)<<0) & PHY_M_FELP_LED0_MSK)
1945
1946enum {
1947 LED_PAR_CTRL_COLX = 0x00,
1948 LED_PAR_CTRL_ERROR = 0x01,
1949 LED_PAR_CTRL_DUPLEX = 0x02,
1950 LED_PAR_CTRL_DP_COL = 0x03,
1951 LED_PAR_CTRL_SPEED = 0x04,
1952 LED_PAR_CTRL_LINK = 0x05,
1953 LED_PAR_CTRL_TX = 0x06,
1954 LED_PAR_CTRL_RX = 0x07,
1955 LED_PAR_CTRL_ACT = 0x08,
1956 LED_PAR_CTRL_LNK_RX = 0x09,
1957 LED_PAR_CTRL_LNK_AC = 0x0a,
1958 LED_PAR_CTRL_ACT_BL = 0x0b,
1959 LED_PAR_CTRL_TX_BL = 0x0c,
1960 LED_PAR_CTRL_RX_BL = 0x0d,
1961 LED_PAR_CTRL_COL_BL = 0x0e,
1962 LED_PAR_CTRL_INACT = 0x0f
1963};
1964
1965/*****,PHY_MARV_FE_SPEC_2 16 bit r/w Specific Control Reg. 2 *****/
1966enum {
1967 PHY_M_FESC_DIS_WAIT = 1<<2, /* Disable TDR Waiting Period */
1968 PHY_M_FESC_ENA_MCLK = 1<<1, /* Enable MAC Rx Clock in sleep mode */
1969 PHY_M_FESC_SEL_CL_A = 1<<0, /* Select Class A driver (100B-TX) */
1970};
1971
1972/* for Yukon-2 Gigabit Ethernet PHY (88E1112 only) */
1973/***** PHY_MARV_PHY_CTRL (page 2) 16 bit r/w MAC Specific Ctrl *****/
1974enum {
1975 PHY_M_MAC_MD_MSK = 7<<7, /* Bit 9.. 7: Mode Select Mask */
1976 PHY_M_MAC_MD_AUTO = 3,/* Auto Copper/1000Base-X */
1977 PHY_M_MAC_MD_COPPER = 5,/* Copper only */
1978 PHY_M_MAC_MD_1000BX = 7,/* 1000Base-X only */
1979};
1980#define PHY_M_MAC_MODE_SEL(x) ( ((x)<<7) & PHY_M_MAC_MD_MSK)
1981
1982/***** PHY_MARV_PHY_CTRL (page 3) 16 bit r/w LED Control Reg. *****/
1983enum {
1984 PHY_M_LEDC_LOS_MSK = 0xf<<12,/* Bit 15..12: LOS LED Ctrl. Mask */
1985 PHY_M_LEDC_INIT_MSK = 0xf<<8, /* Bit 11.. 8: INIT LED Ctrl. Mask */
1986 PHY_M_LEDC_STA1_MSK = 0xf<<4,/* Bit 7.. 4: STAT1 LED Ctrl. Mask */
1987 PHY_M_LEDC_STA0_MSK = 0xf, /* Bit 3.. 0: STAT0 LED Ctrl. Mask */
1988};
1989
1990#define PHY_M_LEDC_LOS_CTRL(x) ( ((x)<<12) & PHY_M_LEDC_LOS_MSK)
1991#define PHY_M_LEDC_INIT_CTRL(x) ( ((x)<<8) & PHY_M_LEDC_INIT_MSK)
1992#define PHY_M_LEDC_STA1_CTRL(x) ( ((x)<<4) & PHY_M_LEDC_STA1_MSK)
1993#define PHY_M_LEDC_STA0_CTRL(x) ( ((x)<<0) & PHY_M_LEDC_STA0_MSK)
1994
1995/* GMAC registers */
1996/* Port Registers */
1997enum {
1998 GM_GP_STAT = 0x0000, /* 16 bit r/o General Purpose Status */
1999 GM_GP_CTRL = 0x0004, /* 16 bit r/w General Purpose Control */
2000 GM_TX_CTRL = 0x0008, /* 16 bit r/w Transmit Control Reg. */
2001 GM_RX_CTRL = 0x000c, /* 16 bit r/w Receive Control Reg. */
2002 GM_TX_FLOW_CTRL = 0x0010, /* 16 bit r/w Transmit Flow-Control */
2003 GM_TX_PARAM = 0x0014, /* 16 bit r/w Transmit Parameter Reg. */
2004 GM_SERIAL_MODE = 0x0018, /* 16 bit r/w Serial Mode Register */
2005/* Source Address Registers */
2006 GM_SRC_ADDR_1L = 0x001c, /* 16 bit r/w Source Address 1 (low) */
2007 GM_SRC_ADDR_1M = 0x0020, /* 16 bit r/w Source Address 1 (middle) */
2008 GM_SRC_ADDR_1H = 0x0024, /* 16 bit r/w Source Address 1 (high) */
2009 GM_SRC_ADDR_2L = 0x0028, /* 16 bit r/w Source Address 2 (low) */
2010 GM_SRC_ADDR_2M = 0x002c, /* 16 bit r/w Source Address 2 (middle) */
2011 GM_SRC_ADDR_2H = 0x0030, /* 16 bit r/w Source Address 2 (high) */
2012
2013/* Multicast Address Hash Registers */
2014 GM_MC_ADDR_H1 = 0x0034, /* 16 bit r/w Multicast Address Hash 1 */
2015 GM_MC_ADDR_H2 = 0x0038, /* 16 bit r/w Multicast Address Hash 2 */
2016 GM_MC_ADDR_H3 = 0x003c, /* 16 bit r/w Multicast Address Hash 3 */
2017 GM_MC_ADDR_H4 = 0x0040, /* 16 bit r/w Multicast Address Hash 4 */
2018
2019/* Interrupt Source Registers */
2020 GM_TX_IRQ_SRC = 0x0044, /* 16 bit r/o Tx Overflow IRQ Source */
2021 GM_RX_IRQ_SRC = 0x0048, /* 16 bit r/o Rx Overflow IRQ Source */
2022 GM_TR_IRQ_SRC = 0x004c, /* 16 bit r/o Tx/Rx Over. IRQ Source */
2023
2024/* Interrupt Mask Registers */
2025 GM_TX_IRQ_MSK = 0x0050, /* 16 bit r/w Tx Overflow IRQ Mask */
2026 GM_RX_IRQ_MSK = 0x0054, /* 16 bit r/w Rx Overflow IRQ Mask */
2027 GM_TR_IRQ_MSK = 0x0058, /* 16 bit r/w Tx/Rx Over. IRQ Mask */
2028
2029/* Serial Management Interface (SMI) Registers */
2030 GM_SMI_CTRL = 0x0080, /* 16 bit r/w SMI Control Register */
2031 GM_SMI_DATA = 0x0084, /* 16 bit r/w SMI Data Register */
2032 GM_PHY_ADDR = 0x0088, /* 16 bit r/w GPHY Address Register */
2033};
2034
2035/* MIB Counters */
2036#define GM_MIB_CNT_BASE 0x0100 /* Base Address of MIB Counters */
2037#define GM_MIB_CNT_SIZE 44 /* Number of MIB Counters */
2038
2039/*
2040 * MIB Counters base address definitions (low word) -
2041 * use offset 4 for access to high word (32 bit r/o)
2042 */
2043enum {
2044 GM_RXF_UC_OK = GM_MIB_CNT_BASE + 0, /* Unicast Frames Received OK */
2045 GM_RXF_BC_OK = GM_MIB_CNT_BASE + 8, /* Broadcast Frames Received OK */
2046 GM_RXF_MPAUSE = GM_MIB_CNT_BASE + 16, /* Pause MAC Ctrl Frames Received */
2047 GM_RXF_MC_OK = GM_MIB_CNT_BASE + 24, /* Multicast Frames Received OK */
2048 GM_RXF_FCS_ERR = GM_MIB_CNT_BASE + 32, /* Rx Frame Check Seq. Error */
2049 /* GM_MIB_CNT_BASE + 40: reserved */
2050 GM_RXO_OK_LO = GM_MIB_CNT_BASE + 48, /* Octets Received OK Low */
2051 GM_RXO_OK_HI = GM_MIB_CNT_BASE + 56, /* Octets Received OK High */
2052 GM_RXO_ERR_LO = GM_MIB_CNT_BASE + 64, /* Octets Received Invalid Low */
2053 GM_RXO_ERR_HI = GM_MIB_CNT_BASE + 72, /* Octets Received Invalid High */
2054 GM_RXF_SHT = GM_MIB_CNT_BASE + 80, /* Frames <64 Byte Received OK */
2055 GM_RXE_FRAG = GM_MIB_CNT_BASE + 88, /* Frames <64 Byte Received with FCS Err */
2056 GM_RXF_64B = GM_MIB_CNT_BASE + 96, /* 64 Byte Rx Frame */
2057 GM_RXF_127B = GM_MIB_CNT_BASE + 104, /* 65-127 Byte Rx Frame */
2058 GM_RXF_255B = GM_MIB_CNT_BASE + 112, /* 128-255 Byte Rx Frame */
2059 GM_RXF_511B = GM_MIB_CNT_BASE + 120, /* 256-511 Byte Rx Frame */
2060 GM_RXF_1023B = GM_MIB_CNT_BASE + 128, /* 512-1023 Byte Rx Frame */
2061 GM_RXF_1518B = GM_MIB_CNT_BASE + 136, /* 1024-1518 Byte Rx Frame */
2062 GM_RXF_MAX_SZ = GM_MIB_CNT_BASE + 144, /* 1519-MaxSize Byte Rx Frame */
2063 GM_RXF_LNG_ERR = GM_MIB_CNT_BASE + 152, /* Rx Frame too Long Error */
2064 GM_RXF_JAB_PKT = GM_MIB_CNT_BASE + 160, /* Rx Jabber Packet Frame */
2065 /* GM_MIB_CNT_BASE + 168: reserved */
2066 GM_RXE_FIFO_OV = GM_MIB_CNT_BASE + 176, /* Rx FIFO overflow Event */
2067 /* GM_MIB_CNT_BASE + 184: reserved */
2068 GM_TXF_UC_OK = GM_MIB_CNT_BASE + 192, /* Unicast Frames Xmitted OK */
2069 GM_TXF_BC_OK = GM_MIB_CNT_BASE + 200, /* Broadcast Frames Xmitted OK */
2070 GM_TXF_MPAUSE = GM_MIB_CNT_BASE + 208, /* Pause MAC Ctrl Frames Xmitted */
2071 GM_TXF_MC_OK = GM_MIB_CNT_BASE + 216, /* Multicast Frames Xmitted OK */
2072 GM_TXO_OK_LO = GM_MIB_CNT_BASE + 224, /* Octets Transmitted OK Low */
2073 GM_TXO_OK_HI = GM_MIB_CNT_BASE + 232, /* Octets Transmitted OK High */
2074 GM_TXF_64B = GM_MIB_CNT_BASE + 240, /* 64 Byte Tx Frame */
2075 GM_TXF_127B = GM_MIB_CNT_BASE + 248, /* 65-127 Byte Tx Frame */
2076 GM_TXF_255B = GM_MIB_CNT_BASE + 256, /* 128-255 Byte Tx Frame */
2077 GM_TXF_511B = GM_MIB_CNT_BASE + 264, /* 256-511 Byte Tx Frame */
2078 GM_TXF_1023B = GM_MIB_CNT_BASE + 272, /* 512-1023 Byte Tx Frame */
2079 GM_TXF_1518B = GM_MIB_CNT_BASE + 280, /* 1024-1518 Byte Tx Frame */
2080 GM_TXF_MAX_SZ = GM_MIB_CNT_BASE + 288, /* 1519-MaxSize Byte Tx Frame */
2081
2082 GM_TXF_COL = GM_MIB_CNT_BASE + 304, /* Tx Collision */
2083 GM_TXF_LAT_COL = GM_MIB_CNT_BASE + 312, /* Tx Late Collision */
2084 GM_TXF_ABO_COL = GM_MIB_CNT_BASE + 320, /* Tx aborted due to Exces. Col. */
2085 GM_TXF_MUL_COL = GM_MIB_CNT_BASE + 328, /* Tx Multiple Collision */
2086 GM_TXF_SNG_COL = GM_MIB_CNT_BASE + 336, /* Tx Single Collision */
2087 GM_TXE_FIFO_UR = GM_MIB_CNT_BASE + 344, /* Tx FIFO Underrun Event */
2088};
2089
2090/* GMAC Bit Definitions */
2091/* GM_GP_STAT 16 bit r/o General Purpose Status Register */
2092enum {
2093 GM_GPSR_SPEED = 1<<15, /* Bit 15: Port Speed (1 = 100 Mbps) */
2094 GM_GPSR_DUPLEX = 1<<14, /* Bit 14: Duplex Mode (1 = Full) */
2095 GM_GPSR_FC_TX_DIS = 1<<13, /* Bit 13: Tx Flow-Control Mode Disabled */
2096 GM_GPSR_LINK_UP = 1<<12, /* Bit 12: Link Up Status */
2097 GM_GPSR_PAUSE = 1<<11, /* Bit 11: Pause State */
2098 GM_GPSR_TX_ACTIVE = 1<<10, /* Bit 10: Tx in Progress */
2099 GM_GPSR_EXC_COL = 1<<9, /* Bit 9: Excessive Collisions Occured */
2100 GM_GPSR_LAT_COL = 1<<8, /* Bit 8: Late Collisions Occured */
2101
2102 GM_GPSR_PHY_ST_CH = 1<<5, /* Bit 5: PHY Status Change */
2103 GM_GPSR_GIG_SPEED = 1<<4, /* Bit 4: Gigabit Speed (1 = 1000 Mbps) */
2104 GM_GPSR_PART_MODE = 1<<3, /* Bit 3: Partition mode */
2105 GM_GPSR_FC_RX_DIS = 1<<2, /* Bit 2: Rx Flow-Control Mode Disabled */
2106 GM_GPSR_PROM_EN = 1<<1, /* Bit 1: Promiscuous Mode Enabled */
2107};
2108
2109/* GM_GP_CTRL 16 bit r/w General Purpose Control Register */
2110enum {
2111 GM_GPCR_PROM_ENA = 1<<14, /* Bit 14: Enable Promiscuous Mode */
2112 GM_GPCR_FC_TX_DIS = 1<<13, /* Bit 13: Disable Tx Flow-Control Mode */
2113 GM_GPCR_TX_ENA = 1<<12, /* Bit 12: Enable Transmit */
2114 GM_GPCR_RX_ENA = 1<<11, /* Bit 11: Enable Receive */
2115 GM_GPCR_BURST_ENA = 1<<10, /* Bit 10: Enable Burst Mode */
2116 GM_GPCR_LOOP_ENA = 1<<9, /* Bit 9: Enable MAC Loopback Mode */
2117 GM_GPCR_PART_ENA = 1<<8, /* Bit 8: Enable Partition Mode */
2118 GM_GPCR_GIGS_ENA = 1<<7, /* Bit 7: Gigabit Speed (1000 Mbps) */
2119 GM_GPCR_FL_PASS = 1<<6, /* Bit 6: Force Link Pass */
2120 GM_GPCR_DUP_FULL = 1<<5, /* Bit 5: Full Duplex Mode */
2121 GM_GPCR_FC_RX_DIS = 1<<4, /* Bit 4: Disable Rx Flow-Control Mode */
2122 GM_GPCR_SPEED_100 = 1<<3, /* Bit 3: Port Speed 100 Mbps */
2123 GM_GPCR_AU_DUP_DIS = 1<<2, /* Bit 2: Disable Auto-Update Duplex */
2124 GM_GPCR_AU_FCT_DIS = 1<<1, /* Bit 1: Disable Auto-Update Flow-C. */
2125 GM_GPCR_AU_SPD_DIS = 1<<0, /* Bit 0: Disable Auto-Update Speed */
2126};
2127
2128#define GM_GPCR_SPEED_1000 (GM_GPCR_GIGS_ENA | GM_GPCR_SPEED_100)
2129#define GM_GPCR_AU_ALL_DIS (GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS|GM_GPCR_AU_SPD_DIS)
2130
2131/* GM_TX_CTRL 16 bit r/w Transmit Control Register */
2132enum {
2133 GM_TXCR_FORCE_JAM = 1<<15, /* Bit 15: Force Jam / Flow-Control */
2134 GM_TXCR_CRC_DIS = 1<<14, /* Bit 14: Disable insertion of CRC */
2135 GM_TXCR_PAD_DIS = 1<<13, /* Bit 13: Disable padding of packets */
2136 GM_TXCR_COL_THR_MSK = 1<<10, /* Bit 12..10: Collision Threshold */
2137};
2138
2139#define TX_COL_THR(x) (((x)<<10) & GM_TXCR_COL_THR_MSK)
2140#define TX_COL_DEF 0x04
2141
2142/* GM_RX_CTRL 16 bit r/w Receive Control Register */
2143enum {
2144 GM_RXCR_UCF_ENA = 1<<15, /* Bit 15: Enable Unicast filtering */
2145 GM_RXCR_MCF_ENA = 1<<14, /* Bit 14: Enable Multicast filtering */
2146 GM_RXCR_CRC_DIS = 1<<13, /* Bit 13: Remove 4-byte CRC */
2147 GM_RXCR_PASS_FC = 1<<12, /* Bit 12: Pass FC packets to FIFO */
2148};
2149
2150/* GM_TX_PARAM 16 bit r/w Transmit Parameter Register */
2151enum {
2152 GM_TXPA_JAMLEN_MSK = 0x03<<14, /* Bit 15..14: Jam Length */
2153 GM_TXPA_JAMIPG_MSK = 0x1f<<9, /* Bit 13..9: Jam IPG */
2154 GM_TXPA_JAMDAT_MSK = 0x1f<<4, /* Bit 8..4: IPG Jam to Data */
2155
2156 TX_JAM_LEN_DEF = 0x03,
2157 TX_JAM_IPG_DEF = 0x0b,
2158 TX_IPG_JAM_DEF = 0x1c,
2159};
2160
2161#define TX_JAM_LEN_VAL(x) (((x)<<14) & GM_TXPA_JAMLEN_MSK)
2162#define TX_JAM_IPG_VAL(x) (((x)<<9) & GM_TXPA_JAMIPG_MSK)
2163#define TX_IPG_JAM_DATA(x) (((x)<<4) & GM_TXPA_JAMDAT_MSK)
2164
2165
2166/* GM_SERIAL_MODE 16 bit r/w Serial Mode Register */
2167enum {
2168 GM_SMOD_DATABL_MSK = 0x1f<<11, /* Bit 15..11: Data Blinder (r/o) */
2169 GM_SMOD_LIMIT_4 = 1<<10, /* Bit 10: 4 consecutive Tx trials */
2170 GM_SMOD_VLAN_ENA = 1<<9, /* Bit 9: Enable VLAN (Max. Frame Len) */
2171 GM_SMOD_JUMBO_ENA = 1<<8, /* Bit 8: Enable Jumbo (Max. Frame Len) */
2172 GM_SMOD_IPG_MSK = 0x1f /* Bit 4..0: Inter-Packet Gap (IPG) */
2173};
2174
2175#define DATA_BLIND_VAL(x) (((x)<<11) & GM_SMOD_DATABL_MSK)
2176#define DATA_BLIND_DEF 0x04
2177
2178#define IPG_DATA_VAL(x) (x & GM_SMOD_IPG_MSK)
2179#define IPG_DATA_DEF 0x1e
2180
2181/* GM_SMI_CTRL 16 bit r/w SMI Control Register */
2182enum {
2183 GM_SMI_CT_PHY_A_MSK = 0x1f<<11,/* Bit 15..11: PHY Device Address */
2184 GM_SMI_CT_REG_A_MSK = 0x1f<<6,/* Bit 10.. 6: PHY Register Address */
2185 GM_SMI_CT_OP_RD = 1<<5, /* Bit 5: OpCode Read (0=Write)*/
2186 GM_SMI_CT_RD_VAL = 1<<4, /* Bit 4: Read Valid (Read completed) */
2187 GM_SMI_CT_BUSY = 1<<3, /* Bit 3: Busy (Operation in progress) */
2188};
2189
2190#define GM_SMI_CT_PHY_AD(x) (((x)<<11) & GM_SMI_CT_PHY_A_MSK)
2191#define GM_SMI_CT_REG_AD(x) (((x)<<6) & GM_SMI_CT_REG_A_MSK)
2192
2193/* GM_PHY_ADDR 16 bit r/w GPHY Address Register */
2194enum {
2195 GM_PAR_MIB_CLR = 1<<5, /* Bit 5: Set MIB Clear Counter Mode */
2196 GM_PAR_MIB_TST = 1<<4, /* Bit 4: MIB Load Counter (Test Mode) */
2197};
2198
2199/* Receive Frame Status Encoding */
2200enum {
2201 GMR_FS_LEN = 0xffff<<16, /* Bit 31..16: Rx Frame Length */
2202 GMR_FS_VLAN = 1<<13, /* Bit 13: VLAN Packet */
2203 GMR_FS_JABBER = 1<<12, /* Bit 12: Jabber Packet */
2204 GMR_FS_UN_SIZE = 1<<11, /* Bit 11: Undersize Packet */
2205 GMR_FS_MC = 1<<10, /* Bit 10: Multicast Packet */
2206 GMR_FS_BC = 1<<9, /* Bit 9: Broadcast Packet */
2207 GMR_FS_RX_OK = 1<<8, /* Bit 8: Receive OK (Good Packet) */
2208 GMR_FS_GOOD_FC = 1<<7, /* Bit 7: Good Flow-Control Packet */
2209 GMR_FS_BAD_FC = 1<<6, /* Bit 6: Bad Flow-Control Packet */
2210 GMR_FS_MII_ERR = 1<<5, /* Bit 5: MII Error */
2211 GMR_FS_LONG_ERR = 1<<4, /* Bit 4: Too Long Packet */
2212 GMR_FS_FRAGMENT = 1<<3, /* Bit 3: Fragment */
2213
2214 GMR_FS_CRC_ERR = 1<<1, /* Bit 1: CRC Error */
2215 GMR_FS_RX_FF_OV = 1<<0, /* Bit 0: Rx FIFO Overflow */
2216
2217/*
2218 * GMR_FS_ANY_ERR (analogous to XMR_FS_ANY_ERR)
2219 */
2220 GMR_FS_ANY_ERR = GMR_FS_CRC_ERR | GMR_FS_LONG_ERR |
2221 GMR_FS_MII_ERR | GMR_FS_BAD_FC | GMR_FS_GOOD_FC |
2222 GMR_FS_JABBER,
2223/* Rx GMAC FIFO Flush Mask (default) */
2224 RX_FF_FL_DEF_MSK = GMR_FS_CRC_ERR | GMR_FS_RX_FF_OV |GMR_FS_MII_ERR |
2225 GMR_FS_BAD_FC | GMR_FS_GOOD_FC | GMR_FS_UN_SIZE |
2226 GMR_FS_JABBER,
2227};
2228
2229/* RX_GMF_CTRL_T 32 bit Rx GMAC FIFO Control/Test */
2230enum {
2231 GMF_WP_TST_ON = 1<<14, /* Write Pointer Test On */
2232 GMF_WP_TST_OFF = 1<<13, /* Write Pointer Test Off */
2233 GMF_WP_STEP = 1<<12, /* Write Pointer Step/Increment */
2234
2235 GMF_RP_TST_ON = 1<<10, /* Read Pointer Test On */
2236 GMF_RP_TST_OFF = 1<<9, /* Read Pointer Test Off */
2237 GMF_RP_STEP = 1<<8, /* Read Pointer Step/Increment */
2238 GMF_RX_F_FL_ON = 1<<7, /* Rx FIFO Flush Mode On */
2239 GMF_RX_F_FL_OFF = 1<<6, /* Rx FIFO Flush Mode Off */
2240 GMF_CLI_RX_FO = 1<<5, /* Clear IRQ Rx FIFO Overrun */
2241 GMF_CLI_RX_FC = 1<<4, /* Clear IRQ Rx Frame Complete */
2242 GMF_OPER_ON = 1<<3, /* Operational Mode On */
2243 GMF_OPER_OFF = 1<<2, /* Operational Mode Off */
2244 GMF_RST_CLR = 1<<1, /* Clear GMAC FIFO Reset */
2245 GMF_RST_SET = 1<<0, /* Set GMAC FIFO Reset */
2246
2247 RX_GMF_FL_THR_DEF = 0xa, /* flush threshold (default) */
2248};
2249
2250
2251/* TX_GMF_CTRL_T 32 bit Tx GMAC FIFO Control/Test */
2252enum {
2253 GMF_WSP_TST_ON = 1<<18,/* Write Shadow Pointer Test On */
2254 GMF_WSP_TST_OFF = 1<<17,/* Write Shadow Pointer Test Off */
2255 GMF_WSP_STEP = 1<<16,/* Write Shadow Pointer Step/Increment */
2256
2257 GMF_CLI_TX_FU = 1<<6, /* Clear IRQ Tx FIFO Underrun */
2258 GMF_CLI_TX_FC = 1<<5, /* Clear IRQ Tx Frame Complete */
2259 GMF_CLI_TX_PE = 1<<4, /* Clear IRQ Tx Parity Error */
2260};
2261
2262/* GMAC_TI_ST_CTRL 8 bit Time Stamp Timer Ctrl Reg (YUKON only) */
2263enum {
2264 GMT_ST_START = 1<<2, /* Start Time Stamp Timer */
2265 GMT_ST_STOP = 1<<1, /* Stop Time Stamp Timer */
2266 GMT_ST_CLR_IRQ = 1<<0, /* Clear Time Stamp Timer IRQ */
2267};
2268
2269/* GMAC_CTRL 32 bit GMAC Control Reg (YUKON only) */
2270enum {
2271 GMC_H_BURST_ON = 1<<7, /* Half Duplex Burst Mode On */
2272 GMC_H_BURST_OFF = 1<<6, /* Half Duplex Burst Mode Off */
2273 GMC_F_LOOPB_ON = 1<<5, /* FIFO Loopback On */
2274 GMC_F_LOOPB_OFF = 1<<4, /* FIFO Loopback Off */
2275 GMC_PAUSE_ON = 1<<3, /* Pause On */
2276 GMC_PAUSE_OFF = 1<<2, /* Pause Off */
2277 GMC_RST_CLR = 1<<1, /* Clear GMAC Reset */
2278 GMC_RST_SET = 1<<0, /* Set GMAC Reset */
2279};
2280
2281/* GPHY_CTRL 32 bit GPHY Control Reg (YUKON only) */
2282enum {
2283 GPC_SEL_BDT = 1<<28, /* Select Bi-Dir. Transfer for MDC/MDIO */
2284 GPC_INT_POL_HI = 1<<27, /* IRQ Polarity is Active HIGH */
2285 GPC_75_OHM = 1<<26, /* Use 75 Ohm Termination instead of 50 */
2286 GPC_DIS_FC = 1<<25, /* Disable Automatic Fiber/Copper Detection */
2287 GPC_DIS_SLEEP = 1<<24, /* Disable Energy Detect */
2288 GPC_HWCFG_M_3 = 1<<23, /* HWCFG_MODE[3] */
2289 GPC_HWCFG_M_2 = 1<<22, /* HWCFG_MODE[2] */
2290 GPC_HWCFG_M_1 = 1<<21, /* HWCFG_MODE[1] */
2291 GPC_HWCFG_M_0 = 1<<20, /* HWCFG_MODE[0] */
2292 GPC_ANEG_0 = 1<<19, /* ANEG[0] */
2293 GPC_ENA_XC = 1<<18, /* Enable MDI crossover */
2294 GPC_DIS_125 = 1<<17, /* Disable 125 MHz clock */
2295 GPC_ANEG_3 = 1<<16, /* ANEG[3] */
2296 GPC_ANEG_2 = 1<<15, /* ANEG[2] */
2297 GPC_ANEG_1 = 1<<14, /* ANEG[1] */
2298 GPC_ENA_PAUSE = 1<<13, /* Enable Pause (SYM_OR_REM) */
2299 GPC_PHYADDR_4 = 1<<12, /* Bit 4 of Phy Addr */
2300 GPC_PHYADDR_3 = 1<<11, /* Bit 3 of Phy Addr */
2301 GPC_PHYADDR_2 = 1<<10, /* Bit 2 of Phy Addr */
2302 GPC_PHYADDR_1 = 1<<9, /* Bit 1 of Phy Addr */
2303 GPC_PHYADDR_0 = 1<<8, /* Bit 0 of Phy Addr */
2304 /* Bits 7..2: reserved */
2305 GPC_RST_CLR = 1<<1, /* Clear GPHY Reset */
2306 GPC_RST_SET = 1<<0, /* Set GPHY Reset */
2307};
2308
2309#define GPC_HWCFG_GMII_COP (GPC_HWCFG_M_3|GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0)
2310#define GPC_HWCFG_GMII_FIB (GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0)
2311#define GPC_ANEG_ADV_ALL_M (GPC_ANEG_3 | GPC_ANEG_2 | GPC_ANEG_1 | GPC_ANEG_0)
2312
2313/* forced speed and duplex mode (don't mix with other ANEG bits) */
2314#define GPC_FRC10MBIT_HALF 0
2315#define GPC_FRC10MBIT_FULL GPC_ANEG_0
2316#define GPC_FRC100MBIT_HALF GPC_ANEG_1
2317#define GPC_FRC100MBIT_FULL (GPC_ANEG_0 | GPC_ANEG_1)
2318
2319/* auto-negotiation with limited advertised speeds */
2320/* mix only with master/slave settings (for copper) */
2321#define GPC_ADV_1000_HALF GPC_ANEG_2
2322#define GPC_ADV_1000_FULL GPC_ANEG_3
2323#define GPC_ADV_ALL (GPC_ANEG_2 | GPC_ANEG_3)
2324
2325/* master/slave settings */
2326/* only for copper with 1000 Mbps */
2327#define GPC_FORCE_MASTER 0
2328#define GPC_FORCE_SLAVE GPC_ANEG_0
2329#define GPC_PREF_MASTER GPC_ANEG_1
2330#define GPC_PREF_SLAVE (GPC_ANEG_1 | GPC_ANEG_0)
2331
2332/* GMAC_IRQ_SRC 8 bit GMAC Interrupt Source Reg (YUKON only) */
2333/* GMAC_IRQ_MSK 8 bit GMAC Interrupt Mask Reg (YUKON only) */
2334enum {
2335 GM_IS_TX_CO_OV = 1<<5, /* Transmit Counter Overflow IRQ */
2336 GM_IS_RX_CO_OV = 1<<4, /* Receive Counter Overflow IRQ */
2337 GM_IS_TX_FF_UR = 1<<3, /* Transmit FIFO Underrun */
2338 GM_IS_TX_COMPL = 1<<2, /* Frame Transmission Complete */
2339 GM_IS_RX_FF_OR = 1<<1, /* Receive FIFO Overrun */
2340 GM_IS_RX_COMPL = 1<<0, /* Frame Reception Complete */
2341
2342#define GMAC_DEF_MSK (GM_IS_TX_CO_OV | GM_IS_RX_CO_OV | GM_IS_TX_FF_UR)
2343
2344/* GMAC_LINK_CTRL 16 bit GMAC Link Control Reg (YUKON only) */
2345 /* Bits 15.. 2: reserved */
2346 GMLC_RST_CLR = 1<<1, /* Clear GMAC Link Reset */
2347 GMLC_RST_SET = 1<<0, /* Set GMAC Link Reset */
2348
2349
2350/* WOL_CTRL_STAT 16 bit WOL Control/Status Reg */
2351 WOL_CTL_LINK_CHG_OCC = 1<<15,
2352 WOL_CTL_MAGIC_PKT_OCC = 1<<14,
2353 WOL_CTL_PATTERN_OCC = 1<<13,
2354 WOL_CTL_CLEAR_RESULT = 1<<12,
2355 WOL_CTL_ENA_PME_ON_LINK_CHG = 1<<11,
2356 WOL_CTL_DIS_PME_ON_LINK_CHG = 1<<10,
2357 WOL_CTL_ENA_PME_ON_MAGIC_PKT = 1<<9,
2358 WOL_CTL_DIS_PME_ON_MAGIC_PKT = 1<<8,
2359 WOL_CTL_ENA_PME_ON_PATTERN = 1<<7,
2360 WOL_CTL_DIS_PME_ON_PATTERN = 1<<6,
2361 WOL_CTL_ENA_LINK_CHG_UNIT = 1<<5,
2362 WOL_CTL_DIS_LINK_CHG_UNIT = 1<<4,
2363 WOL_CTL_ENA_MAGIC_PKT_UNIT = 1<<3,
2364 WOL_CTL_DIS_MAGIC_PKT_UNIT = 1<<2,
2365 WOL_CTL_ENA_PATTERN_UNIT = 1<<1,
2366 WOL_CTL_DIS_PATTERN_UNIT = 1<<0,
2367};
2368
2369#define WOL_CTL_DEFAULT \
2370 (WOL_CTL_DIS_PME_ON_LINK_CHG | \
2371 WOL_CTL_DIS_PME_ON_PATTERN | \
2372 WOL_CTL_DIS_PME_ON_MAGIC_PKT | \
2373 WOL_CTL_DIS_LINK_CHG_UNIT | \
2374 WOL_CTL_DIS_PATTERN_UNIT | \
2375 WOL_CTL_DIS_MAGIC_PKT_UNIT)
2376
2377/* WOL_MATCH_CTL 8 bit WOL Match Control Reg */
2378#define WOL_CTL_PATT_ENA(x) (1 << (x))
2379
2380
2381/* XMAC II registers */
2382enum {
2383 XM_MMU_CMD = 0x0000, /* 16 bit r/w MMU Command Register */
2384 XM_POFF = 0x0008, /* 32 bit r/w Packet Offset Register */
2385 XM_BURST = 0x000c, /* 32 bit r/w Burst Register for half duplex*/
2386 XM_1L_VLAN_TAG = 0x0010, /* 16 bit r/w One Level VLAN Tag ID */
2387 XM_2L_VLAN_TAG = 0x0014, /* 16 bit r/w Two Level VLAN Tag ID */
2388 XM_TX_CMD = 0x0020, /* 16 bit r/w Transmit Command Register */
2389 XM_TX_RT_LIM = 0x0024, /* 16 bit r/w Transmit Retry Limit Register */
2390 XM_TX_STIME = 0x0028, /* 16 bit r/w Transmit Slottime Register */
2391 XM_TX_IPG = 0x002c, /* 16 bit r/w Transmit Inter Packet Gap */
2392 XM_RX_CMD = 0x0030, /* 16 bit r/w Receive Command Register */
2393 XM_PHY_ADDR = 0x0034, /* 16 bit r/w PHY Address Register */
2394 XM_PHY_DATA = 0x0038, /* 16 bit r/w PHY Data Register */
2395 XM_GP_PORT = 0x0040, /* 32 bit r/w General Purpose Port Register */
2396 XM_IMSK = 0x0044, /* 16 bit r/w Interrupt Mask Register */
2397 XM_ISRC = 0x0048, /* 16 bit r/o Interrupt Status Register */
2398 XM_HW_CFG = 0x004c, /* 16 bit r/w Hardware Config Register */
2399 XM_TX_LO_WM = 0x0060, /* 16 bit r/w Tx FIFO Low Water Mark */
2400 XM_TX_HI_WM = 0x0062, /* 16 bit r/w Tx FIFO High Water Mark */
2401 XM_TX_THR = 0x0064, /* 16 bit r/w Tx Request Threshold */
2402 XM_HT_THR = 0x0066, /* 16 bit r/w Host Request Threshold */
2403 XM_PAUSE_DA = 0x0068, /* NA reg r/w Pause Destination Address */
2404 XM_CTL_PARA = 0x0070, /* 32 bit r/w Control Parameter Register */
2405 XM_MAC_OPCODE = 0x0074, /* 16 bit r/w Opcode for MAC control frames */
2406 XM_MAC_PTIME = 0x0076, /* 16 bit r/w Pause time for MAC ctrl frames*/
2407 XM_TX_STAT = 0x0078, /* 32 bit r/o Tx Status LIFO Register */
2408
2409 XM_EXM_START = 0x0080, /* r/w Start Address of the EXM Regs */
2410#define XM_EXM(reg) (XM_EXM_START + ((reg) << 3))
2411};
2412
2413enum {
2414 XM_SRC_CHK = 0x0100, /* NA reg r/w Source Check Address Register */
2415 XM_SA = 0x0108, /* NA reg r/w Station Address Register */
2416 XM_HSM = 0x0110, /* 64 bit r/w Hash Match Address Registers */
2417 XM_RX_LO_WM = 0x0118, /* 16 bit r/w Receive Low Water Mark */
2418 XM_RX_HI_WM = 0x011a, /* 16 bit r/w Receive High Water Mark */
2419 XM_RX_THR = 0x011c, /* 32 bit r/w Receive Request Threshold */
2420 XM_DEV_ID = 0x0120, /* 32 bit r/o Device ID Register */
2421 XM_MODE = 0x0124, /* 32 bit r/w Mode Register */
2422 XM_LSA = 0x0128, /* NA reg r/o Last Source Register */
2423 XM_TS_READ = 0x0130, /* 32 bit r/o Time Stamp Read Register */
2424 XM_TS_LOAD = 0x0134, /* 32 bit r/o Time Stamp Load Value */
2425 XM_STAT_CMD = 0x0200, /* 16 bit r/w Statistics Command Register */
2426 XM_RX_CNT_EV = 0x0204, /* 32 bit r/o Rx Counter Event Register */
2427 XM_TX_CNT_EV = 0x0208, /* 32 bit r/o Tx Counter Event Register */
2428 XM_RX_EV_MSK = 0x020c, /* 32 bit r/w Rx Counter Event Mask */
2429 XM_TX_EV_MSK = 0x0210, /* 32 bit r/w Tx Counter Event Mask */
2430 XM_TXF_OK = 0x0280, /* 32 bit r/o Frames Transmitted OK Conuter */
2431 XM_TXO_OK_HI = 0x0284, /* 32 bit r/o Octets Transmitted OK High Cnt*/
2432 XM_TXO_OK_LO = 0x0288, /* 32 bit r/o Octets Transmitted OK Low Cnt */
2433 XM_TXF_BC_OK = 0x028c, /* 32 bit r/o Broadcast Frames Xmitted OK */
2434 XM_TXF_MC_OK = 0x0290, /* 32 bit r/o Multicast Frames Xmitted OK */
2435 XM_TXF_UC_OK = 0x0294, /* 32 bit r/o Unicast Frames Xmitted OK */
2436 XM_TXF_LONG = 0x0298, /* 32 bit r/o Tx Long Frame Counter */
2437 XM_TXE_BURST = 0x029c, /* 32 bit r/o Tx Burst Event Counter */
2438 XM_TXF_MPAUSE = 0x02a0, /* 32 bit r/o Tx Pause MAC Ctrl Frame Cnt */
2439 XM_TXF_MCTRL = 0x02a4, /* 32 bit r/o Tx MAC Ctrl Frame Counter */
2440 XM_TXF_SNG_COL = 0x02a8, /* 32 bit r/o Tx Single Collision Counter */
2441 XM_TXF_MUL_COL = 0x02ac, /* 32 bit r/o Tx Multiple Collision Counter */
2442 XM_TXF_ABO_COL = 0x02b0, /* 32 bit r/o Tx aborted due to Exces. Col. */
2443 XM_TXF_LAT_COL = 0x02b4, /* 32 bit r/o Tx Late Collision Counter */
2444 XM_TXF_DEF = 0x02b8, /* 32 bit r/o Tx Deferred Frame Counter */
2445 XM_TXF_EX_DEF = 0x02bc, /* 32 bit r/o Tx Excessive Deferall Counter */
2446 XM_TXE_FIFO_UR = 0x02c0, /* 32 bit r/o Tx FIFO Underrun Event Cnt */
2447 XM_TXE_CS_ERR = 0x02c4, /* 32 bit r/o Tx Carrier Sense Error Cnt */
2448 XM_TXP_UTIL = 0x02c8, /* 32 bit r/o Tx Utilization in % */
2449 XM_TXF_64B = 0x02d0, /* 32 bit r/o 64 Byte Tx Frame Counter */
2450 XM_TXF_127B = 0x02d4, /* 32 bit r/o 65-127 Byte Tx Frame Counter */
2451 XM_TXF_255B = 0x02d8, /* 32 bit r/o 128-255 Byte Tx Frame Counter */
2452 XM_TXF_511B = 0x02dc, /* 32 bit r/o 256-511 Byte Tx Frame Counter */
2453 XM_TXF_1023B = 0x02e0, /* 32 bit r/o 512-1023 Byte Tx Frame Counter*/
2454 XM_TXF_MAX_SZ = 0x02e4, /* 32 bit r/o 1024-MaxSize Byte Tx Frame Cnt*/
2455 XM_RXF_OK = 0x0300, /* 32 bit r/o Frames Received OK */
2456 XM_RXO_OK_HI = 0x0304, /* 32 bit r/o Octets Received OK High Cnt */
2457 XM_RXO_OK_LO = 0x0308, /* 32 bit r/o Octets Received OK Low Counter*/
2458 XM_RXF_BC_OK = 0x030c, /* 32 bit r/o Broadcast Frames Received OK */
2459 XM_RXF_MC_OK = 0x0310, /* 32 bit r/o Multicast Frames Received OK */
2460 XM_RXF_UC_OK = 0x0314, /* 32 bit r/o Unicast Frames Received OK */
2461 XM_RXF_MPAUSE = 0x0318, /* 32 bit r/o Rx Pause MAC Ctrl Frame Cnt */
2462 XM_RXF_MCTRL = 0x031c, /* 32 bit r/o Rx MAC Ctrl Frame Counter */
2463 XM_RXF_INV_MP = 0x0320, /* 32 bit r/o Rx invalid Pause Frame Cnt */
2464 XM_RXF_INV_MOC = 0x0324, /* 32 bit r/o Rx Frames with inv. MAC Opcode*/
2465 XM_RXE_BURST = 0x0328, /* 32 bit r/o Rx Burst Event Counter */
2466 XM_RXE_FMISS = 0x032c, /* 32 bit r/o Rx Missed Frames Event Cnt */
2467 XM_RXF_FRA_ERR = 0x0330, /* 32 bit r/o Rx Framing Error Counter */
2468 XM_RXE_FIFO_OV = 0x0334, /* 32 bit r/o Rx FIFO overflow Event Cnt */
2469 XM_RXF_JAB_PKT = 0x0338, /* 32 bit r/o Rx Jabber Packet Frame Cnt */
2470 XM_RXE_CAR_ERR = 0x033c, /* 32 bit r/o Rx Carrier Event Error Cnt */
2471 XM_RXF_LEN_ERR = 0x0340, /* 32 bit r/o Rx in Range Length Error */
2472 XM_RXE_SYM_ERR = 0x0344, /* 32 bit r/o Rx Symbol Error Counter */
2473 XM_RXE_SHT_ERR = 0x0348, /* 32 bit r/o Rx Short Event Error Cnt */
2474 XM_RXE_RUNT = 0x034c, /* 32 bit r/o Rx Runt Event Counter */
2475 XM_RXF_LNG_ERR = 0x0350, /* 32 bit r/o Rx Frame too Long Error Cnt */
2476 XM_RXF_FCS_ERR = 0x0354, /* 32 bit r/o Rx Frame Check Seq. Error Cnt */
2477 XM_RXF_CEX_ERR = 0x035c, /* 32 bit r/o Rx Carrier Ext Error Frame Cnt*/
2478 XM_RXP_UTIL = 0x0360, /* 32 bit r/o Rx Utilization in % */
2479 XM_RXF_64B = 0x0368, /* 32 bit r/o 64 Byte Rx Frame Counter */
2480 XM_RXF_127B = 0x036c, /* 32 bit r/o 65-127 Byte Rx Frame Counter */
2481 XM_RXF_255B = 0x0370, /* 32 bit r/o 128-255 Byte Rx Frame Counter */
2482 XM_RXF_511B = 0x0374, /* 32 bit r/o 256-511 Byte Rx Frame Counter */
2483 XM_RXF_1023B = 0x0378, /* 32 bit r/o 512-1023 Byte Rx Frame Counter*/
2484 XM_RXF_MAX_SZ = 0x037c, /* 32 bit r/o 1024-MaxSize Byte Rx Frame Cnt*/
2485};
2486
2487/* XM_MMU_CMD 16 bit r/w MMU Command Register */
2488enum {
2489 XM_MMU_PHY_RDY = 1<<12,/* Bit 12: PHY Read Ready */
2490 XM_MMU_PHY_BUSY = 1<<11,/* Bit 11: PHY Busy */
2491 XM_MMU_IGN_PF = 1<<10,/* Bit 10: Ignore Pause Frame */
2492 XM_MMU_MAC_LB = 1<<9, /* Bit 9: Enable MAC Loopback */
2493 XM_MMU_FRC_COL = 1<<7, /* Bit 7: Force Collision */
2494 XM_MMU_SIM_COL = 1<<6, /* Bit 6: Simulate Collision */
2495 XM_MMU_NO_PRE = 1<<5, /* Bit 5: No MDIO Preamble */
2496 XM_MMU_GMII_FD = 1<<4, /* Bit 4: GMII uses Full Duplex */
2497 XM_MMU_RAT_CTRL = 1<<3, /* Bit 3: Enable Rate Control */
2498 XM_MMU_GMII_LOOP= 1<<2, /* Bit 2: PHY is in Loopback Mode */
2499 XM_MMU_ENA_RX = 1<<1, /* Bit 1: Enable Receiver */
2500 XM_MMU_ENA_TX = 1<<0, /* Bit 0: Enable Transmitter */
2501};
2502
2503
2504/* XM_TX_CMD 16 bit r/w Transmit Command Register */
2505enum {
2506 XM_TX_BK2BK = 1<<6, /* Bit 6: Ignor Carrier Sense (Tx Bk2Bk)*/
2507 XM_TX_ENC_BYP = 1<<5, /* Bit 5: Set Encoder in Bypass Mode */
2508 XM_TX_SAM_LINE = 1<<4, /* Bit 4: (sc) Start utilization calculation */
2509 XM_TX_NO_GIG_MD = 1<<3, /* Bit 3: Disable Carrier Extension */
2510 XM_TX_NO_PRE = 1<<2, /* Bit 2: Disable Preamble Generation */
2511 XM_TX_NO_CRC = 1<<1, /* Bit 1: Disable CRC Generation */
2512 XM_TX_AUTO_PAD = 1<<0, /* Bit 0: Enable Automatic Padding */
2513};
2514
2515/* XM_TX_RT_LIM 16 bit r/w Transmit Retry Limit Register */
2516#define XM_RT_LIM_MSK 0x1f /* Bit 4..0: Tx Retry Limit */
2517
2518
2519/* XM_TX_STIME 16 bit r/w Transmit Slottime Register */
2520#define XM_STIME_MSK 0x7f /* Bit 6..0: Tx Slottime bits */
2521
2522
2523/* XM_TX_IPG 16 bit r/w Transmit Inter Packet Gap */
2524#define XM_IPG_MSK 0xff /* Bit 7..0: IPG value bits */
2525
2526
2527/* XM_RX_CMD 16 bit r/w Receive Command Register */
2528enum {
2529 XM_RX_LENERR_OK = 1<<8, /* Bit 8 don't set Rx Err bit for */
2530 /* inrange error packets */
2531 XM_RX_BIG_PK_OK = 1<<7, /* Bit 7 don't set Rx Err bit for */
2532 /* jumbo packets */
2533 XM_RX_IPG_CAP = 1<<6, /* Bit 6 repl. type field with IPG */
2534 XM_RX_TP_MD = 1<<5, /* Bit 5: Enable transparent Mode */
2535 XM_RX_STRIP_FCS = 1<<4, /* Bit 4: Enable FCS Stripping */
2536 XM_RX_SELF_RX = 1<<3, /* Bit 3: Enable Rx of own packets */
2537 XM_RX_SAM_LINE = 1<<2, /* Bit 2: (sc) Start utilization calculation */
2538 XM_RX_STRIP_PAD = 1<<1, /* Bit 1: Strip pad bytes of Rx frames */
2539 XM_RX_DIS_CEXT = 1<<0, /* Bit 0: Disable carrier ext. check */
2540};
2541
2542
2543/* XM_PHY_ADDR 16 bit r/w PHY Address Register */
2544#define XM_PHY_ADDR_SZ 0x1f /* Bit 4..0: PHY Address bits */
2545
2546
2547/* XM_GP_PORT 32 bit r/w General Purpose Port Register */
2548enum {
2549 XM_GP_ANIP = 1<<6, /* Bit 6: (ro) Auto-Neg. in progress */
2550 XM_GP_FRC_INT = 1<<5, /* Bit 5: (sc) Force Interrupt */
2551 XM_GP_RES_MAC = 1<<3, /* Bit 3: (sc) Reset MAC and FIFOs */
2552 XM_GP_RES_STAT = 1<<2, /* Bit 2: (sc) Reset the statistics module */
2553 XM_GP_INP_ASS = 1<<0, /* Bit 0: (ro) GP Input Pin asserted */
2554};
2555
2556
2557/* XM_IMSK 16 bit r/w Interrupt Mask Register */
2558/* XM_ISRC 16 bit r/o Interrupt Status Register */
2559enum {
2560 XM_IS_LNK_AE = 1<<14, /* Bit 14: Link Asynchronous Event */
2561 XM_IS_TX_ABORT = 1<<13, /* Bit 13: Transmit Abort, late Col. etc */
2562 XM_IS_FRC_INT = 1<<12, /* Bit 12: Force INT bit set in GP */
2563 XM_IS_INP_ASS = 1<<11, /* Bit 11: Input Asserted, GP bit 0 set */
2564 XM_IS_LIPA_RC = 1<<10, /* Bit 10: Link Partner requests config */
2565 XM_IS_RX_PAGE = 1<<9, /* Bit 9: Page Received */
2566 XM_IS_TX_PAGE = 1<<8, /* Bit 8: Next Page Loaded for Transmit */
2567 XM_IS_AND = 1<<7, /* Bit 7: Auto-Negotiation Done */
2568 XM_IS_TSC_OV = 1<<6, /* Bit 6: Time Stamp Counter Overflow */
2569 XM_IS_RXC_OV = 1<<5, /* Bit 5: Rx Counter Event Overflow */
2570 XM_IS_TXC_OV = 1<<4, /* Bit 4: Tx Counter Event Overflow */
2571 XM_IS_RXF_OV = 1<<3, /* Bit 3: Receive FIFO Overflow */
2572 XM_IS_TXF_UR = 1<<2, /* Bit 2: Transmit FIFO Underrun */
2573 XM_IS_TX_COMP = 1<<1, /* Bit 1: Frame Tx Complete */
2574 XM_IS_RX_COMP = 1<<0, /* Bit 0: Frame Rx Complete */
2575};
2576
2577#define XM_DEF_MSK (~(XM_IS_INP_ASS | XM_IS_LIPA_RC | XM_IS_RX_PAGE | \
2578 XM_IS_AND | XM_IS_RXC_OV | XM_IS_TXC_OV | \
2579 XM_IS_RXF_OV | XM_IS_TXF_UR))
2580
2581
2582/* XM_HW_CFG 16 bit r/w Hardware Config Register */
2583enum {
2584 XM_HW_GEN_EOP = 1<<3, /* Bit 3: generate End of Packet pulse */
2585 XM_HW_COM4SIG = 1<<2, /* Bit 2: use Comma Detect for Sig. Det.*/
2586 XM_HW_GMII_MD = 1<<0, /* Bit 0: GMII Interface selected */
2587};
2588
2589
2590/* XM_TX_LO_WM 16 bit r/w Tx FIFO Low Water Mark */
2591/* XM_TX_HI_WM 16 bit r/w Tx FIFO High Water Mark */
2592#define XM_TX_WM_MSK 0x01ff /* Bit 9.. 0 Tx FIFO Watermark bits */
2593
2594/* XM_TX_THR 16 bit r/w Tx Request Threshold */
2595/* XM_HT_THR 16 bit r/w Host Request Threshold */
2596/* XM_RX_THR 16 bit r/w Rx Request Threshold */
2597#define XM_THR_MSK 0x03ff /* Bit 10.. 0 Rx/Tx Request Threshold bits */
2598
2599
2600/* XM_TX_STAT 32 bit r/o Tx Status LIFO Register */
2601enum {
2602 XM_ST_VALID = (1UL<<31), /* Bit 31: Status Valid */
2603 XM_ST_BYTE_CNT = (0x3fffL<<17), /* Bit 30..17: Tx frame Length */
2604 XM_ST_RETRY_CNT = (0x1fL<<12), /* Bit 16..12: Retry Count */
2605 XM_ST_EX_COL = 1<<11, /* Bit 11: Excessive Collisions */
2606 XM_ST_EX_DEF = 1<<10, /* Bit 10: Excessive Deferral */
2607 XM_ST_BURST = 1<<9, /* Bit 9: p. xmitted in burst md*/
2608 XM_ST_DEFER = 1<<8, /* Bit 8: packet was defered */
2609 XM_ST_BC = 1<<7, /* Bit 7: Broadcast packet */
2610 XM_ST_MC = 1<<6, /* Bit 6: Multicast packet */
2611 XM_ST_UC = 1<<5, /* Bit 5: Unicast packet */
2612 XM_ST_TX_UR = 1<<4, /* Bit 4: FIFO Underrun occured */
2613 XM_ST_CS_ERR = 1<<3, /* Bit 3: Carrier Sense Error */
2614 XM_ST_LAT_COL = 1<<2, /* Bit 2: Late Collision Error */
2615 XM_ST_MUL_COL = 1<<1, /* Bit 1: Multiple Collisions */
2616 XM_ST_SGN_COL = 1<<0, /* Bit 0: Single Collision */
2617};
2618
2619/* XM_RX_LO_WM 16 bit r/w Receive Low Water Mark */
2620/* XM_RX_HI_WM 16 bit r/w Receive High Water Mark */
2621#define XM_RX_WM_MSK 0x03ff /* Bit 11.. 0: Rx FIFO Watermark bits */
2622
2623
2624/* XM_DEV_ID 32 bit r/o Device ID Register */
2625#define XM_DEV_OUI (0x00ffffffUL<<8) /* Bit 31..8: Device OUI */
2626#define XM_DEV_REV (0x07L << 5) /* Bit 7..5: Chip Rev Num */
2627
2628
2629/* XM_MODE 32 bit r/w Mode Register */
2630enum {
2631 XM_MD_ENA_REJ = 1<<26, /* Bit 26: Enable Frame Reject */
2632 XM_MD_SPOE_E = 1<<25, /* Bit 25: Send Pause on Edge */
2633 /* extern generated */
2634 XM_MD_TX_REP = 1<<24, /* Bit 24: Transmit Repeater Mode */
2635 XM_MD_SPOFF_I = 1<<23, /* Bit 23: Send Pause on FIFO full */
2636 /* intern generated */
2637 XM_MD_LE_STW = 1<<22, /* Bit 22: Rx Stat Word in Little Endian */
2638 XM_MD_TX_CONT = 1<<21, /* Bit 21: Send Continuous */
2639 XM_MD_TX_PAUSE = 1<<20, /* Bit 20: (sc) Send Pause Frame */
2640 XM_MD_ATS = 1<<19, /* Bit 19: Append Time Stamp */
2641 XM_MD_SPOL_I = 1<<18, /* Bit 18: Send Pause on Low */
2642 /* intern generated */
2643 XM_MD_SPOH_I = 1<<17, /* Bit 17: Send Pause on High */
2644 /* intern generated */
2645 XM_MD_CAP = 1<<16, /* Bit 16: Check Address Pair */
2646 XM_MD_ENA_HASH = 1<<15, /* Bit 15: Enable Hashing */
2647 XM_MD_CSA = 1<<14, /* Bit 14: Check Station Address */
2648 XM_MD_CAA = 1<<13, /* Bit 13: Check Address Array */
2649 XM_MD_RX_MCTRL = 1<<12, /* Bit 12: Rx MAC Control Frame */
2650 XM_MD_RX_RUNT = 1<<11, /* Bit 11: Rx Runt Frames */
2651 XM_MD_RX_IRLE = 1<<10, /* Bit 10: Rx in Range Len Err Frame */
2652 XM_MD_RX_LONG = 1<<9, /* Bit 9: Rx Long Frame */
2653 XM_MD_RX_CRCE = 1<<8, /* Bit 8: Rx CRC Error Frame */
2654 XM_MD_RX_ERR = 1<<7, /* Bit 7: Rx Error Frame */
2655 XM_MD_DIS_UC = 1<<6, /* Bit 6: Disable Rx Unicast */
2656 XM_MD_DIS_MC = 1<<5, /* Bit 5: Disable Rx Multicast */
2657 XM_MD_DIS_BC = 1<<4, /* Bit 4: Disable Rx Broadcast */
2658 XM_MD_ENA_PROM = 1<<3, /* Bit 3: Enable Promiscuous */
2659 XM_MD_ENA_BE = 1<<2, /* Bit 2: Enable Big Endian */
2660 XM_MD_FTF = 1<<1, /* Bit 1: (sc) Flush Tx FIFO */
2661 XM_MD_FRF = 1<<0, /* Bit 0: (sc) Flush Rx FIFO */
2662};
2663
2664#define XM_PAUSE_MODE (XM_MD_SPOE_E | XM_MD_SPOL_I | XM_MD_SPOH_I)
2665#define XM_DEF_MODE (XM_MD_RX_RUNT | XM_MD_RX_IRLE | XM_MD_RX_LONG |\
2666 XM_MD_RX_CRCE | XM_MD_RX_ERR | XM_MD_CSA | XM_MD_CAA)
2667
2668/* XM_STAT_CMD 16 bit r/w Statistics Command Register */
2669enum {
2670 XM_SC_SNP_RXC = 1<<5, /* Bit 5: (sc) Snap Rx Counters */
2671 XM_SC_SNP_TXC = 1<<4, /* Bit 4: (sc) Snap Tx Counters */
2672 XM_SC_CP_RXC = 1<<3, /* Bit 3: Copy Rx Counters Continuously */
2673 XM_SC_CP_TXC = 1<<2, /* Bit 2: Copy Tx Counters Continuously */
2674 XM_SC_CLR_RXC = 1<<1, /* Bit 1: (sc) Clear Rx Counters */
2675 XM_SC_CLR_TXC = 1<<0, /* Bit 0: (sc) Clear Tx Counters */
2676};
2677
2678
2679/* XM_RX_CNT_EV 32 bit r/o Rx Counter Event Register */
2680/* XM_RX_EV_MSK 32 bit r/w Rx Counter Event Mask */
2681enum {
2682 XMR_MAX_SZ_OV = 1<<31, /* Bit 31: 1024-MaxSize Rx Cnt Ov*/
2683 XMR_1023B_OV = 1<<30, /* Bit 30: 512-1023Byte Rx Cnt Ov*/
2684 XMR_511B_OV = 1<<29, /* Bit 29: 256-511 Byte Rx Cnt Ov*/
2685 XMR_255B_OV = 1<<28, /* Bit 28: 128-255 Byte Rx Cnt Ov*/
2686 XMR_127B_OV = 1<<27, /* Bit 27: 65-127 Byte Rx Cnt Ov */
2687 XMR_64B_OV = 1<<26, /* Bit 26: 64 Byte Rx Cnt Ov */
2688 XMR_UTIL_OV = 1<<25, /* Bit 25: Rx Util Cnt Overflow */
2689 XMR_UTIL_UR = 1<<24, /* Bit 24: Rx Util Cnt Underrun */
2690 XMR_CEX_ERR_OV = 1<<23, /* Bit 23: CEXT Err Cnt Ov */
2691 XMR_FCS_ERR_OV = 1<<21, /* Bit 21: Rx FCS Error Cnt Ov */
2692 XMR_LNG_ERR_OV = 1<<20, /* Bit 20: Rx too Long Err Cnt Ov*/
2693 XMR_RUNT_OV = 1<<19, /* Bit 19: Runt Event Cnt Ov */
2694 XMR_SHT_ERR_OV = 1<<18, /* Bit 18: Rx Short Ev Err Cnt Ov*/
2695 XMR_SYM_ERR_OV = 1<<17, /* Bit 17: Rx Sym Err Cnt Ov */
2696 XMR_CAR_ERR_OV = 1<<15, /* Bit 15: Rx Carr Ev Err Cnt Ov */
2697 XMR_JAB_PKT_OV = 1<<14, /* Bit 14: Rx Jabb Packet Cnt Ov */
2698 XMR_FIFO_OV = 1<<13, /* Bit 13: Rx FIFO Ov Ev Cnt Ov */
2699 XMR_FRA_ERR_OV = 1<<12, /* Bit 12: Rx Framing Err Cnt Ov */
2700 XMR_FMISS_OV = 1<<11, /* Bit 11: Rx Missed Ev Cnt Ov */
2701 XMR_BURST = 1<<10, /* Bit 10: Rx Burst Event Cnt Ov */
2702 XMR_INV_MOC = 1<<9, /* Bit 9: Rx with inv. MAC OC Ov*/
2703 XMR_INV_MP = 1<<8, /* Bit 8: Rx inv Pause Frame Ov */
2704 XMR_MCTRL_OV = 1<<7, /* Bit 7: Rx MAC Ctrl-F Cnt Ov */
2705 XMR_MPAUSE_OV = 1<<6, /* Bit 6: Rx Pause MAC Ctrl-F Ov*/
2706 XMR_UC_OK_OV = 1<<5, /* Bit 5: Rx Unicast Frame CntOv*/
2707 XMR_MC_OK_OV = 1<<4, /* Bit 4: Rx Multicast Cnt Ov */
2708 XMR_BC_OK_OV = 1<<3, /* Bit 3: Rx Broadcast Cnt Ov */
2709 XMR_OK_LO_OV = 1<<2, /* Bit 2: Octets Rx OK Low CntOv*/
2710 XMR_OK_HI_OV = 1<<1, /* Bit 1: Octets Rx OK Hi Cnt Ov*/
2711 XMR_OK_OV = 1<<0, /* Bit 0: Frames Received Ok Ov */
2712};
2713
2714#define XMR_DEF_MSK (XMR_OK_LO_OV | XMR_OK_HI_OV)
2715
2716/* XM_TX_CNT_EV 32 bit r/o Tx Counter Event Register */
2717/* XM_TX_EV_MSK 32 bit r/w Tx Counter Event Mask */
2718enum {
2719 XMT_MAX_SZ_OV = 1<<25, /* Bit 25: 1024-MaxSize Tx Cnt Ov*/
2720 XMT_1023B_OV = 1<<24, /* Bit 24: 512-1023Byte Tx Cnt Ov*/
2721 XMT_511B_OV = 1<<23, /* Bit 23: 256-511 Byte Tx Cnt Ov*/
2722 XMT_255B_OV = 1<<22, /* Bit 22: 128-255 Byte Tx Cnt Ov*/
2723 XMT_127B_OV = 1<<21, /* Bit 21: 65-127 Byte Tx Cnt Ov */
2724 XMT_64B_OV = 1<<20, /* Bit 20: 64 Byte Tx Cnt Ov */
2725 XMT_UTIL_OV = 1<<19, /* Bit 19: Tx Util Cnt Overflow */
2726 XMT_UTIL_UR = 1<<18, /* Bit 18: Tx Util Cnt Underrun */
2727 XMT_CS_ERR_OV = 1<<17, /* Bit 17: Tx Carr Sen Err Cnt Ov*/
2728 XMT_FIFO_UR_OV = 1<<16, /* Bit 16: Tx FIFO Ur Ev Cnt Ov */
2729 XMT_EX_DEF_OV = 1<<15, /* Bit 15: Tx Ex Deferall Cnt Ov */
2730 XMT_DEF = 1<<14, /* Bit 14: Tx Deferred Cnt Ov */
2731 XMT_LAT_COL_OV = 1<<13, /* Bit 13: Tx Late Col Cnt Ov */
2732 XMT_ABO_COL_OV = 1<<12, /* Bit 12: Tx abo dueto Ex Col Ov*/
2733 XMT_MUL_COL_OV = 1<<11, /* Bit 11: Tx Mult Col Cnt Ov */
2734 XMT_SNG_COL = 1<<10, /* Bit 10: Tx Single Col Cnt Ov */
2735 XMT_MCTRL_OV = 1<<9, /* Bit 9: Tx MAC Ctrl Counter Ov*/
2736 XMT_MPAUSE = 1<<8, /* Bit 8: Tx Pause MAC Ctrl-F Ov*/
2737 XMT_BURST = 1<<7, /* Bit 7: Tx Burst Event Cnt Ov */
2738 XMT_LONG = 1<<6, /* Bit 6: Tx Long Frame Cnt Ov */
2739 XMT_UC_OK_OV = 1<<5, /* Bit 5: Tx Unicast Cnt Ov */
2740 XMT_MC_OK_OV = 1<<4, /* Bit 4: Tx Multicast Cnt Ov */
2741 XMT_BC_OK_OV = 1<<3, /* Bit 3: Tx Broadcast Cnt Ov */
2742 XMT_OK_LO_OV = 1<<2, /* Bit 2: Octets Tx OK Low CntOv*/
2743 XMT_OK_HI_OV = 1<<1, /* Bit 1: Octets Tx OK Hi Cnt Ov*/
2744 XMT_OK_OV = 1<<0, /* Bit 0: Frames Tx Ok Ov */
2745};
2746
2747#define XMT_DEF_MSK (XMT_OK_LO_OV | XMT_OK_HI_OV)
2748
2749struct skge_rx_desc {
2750 u32 control;
2751 u32 next_offset;
2752 u32 dma_lo;
2753 u32 dma_hi;
2754 u32 status;
2755 u32 timestamp;
2756 u16 csum2;
2757 u16 csum1;
2758 u16 csum2_start;
2759 u16 csum1_start;
2760};
2761
2762struct skge_tx_desc {
2763 u32 control;
2764 u32 next_offset;
2765 u32 dma_lo;
2766 u32 dma_hi;
2767 u32 status;
2768 u32 csum_offs;
2769 u16 csum_write;
2770 u16 csum_start;
2771 u32 rsvd;
2772};
2773
2774struct skge_element {
2775 struct skge_element *next;
2776 void *desc;
2777 struct sk_buff *skb;
2778 DECLARE_PCI_UNMAP_ADDR(mapaddr);
2779 DECLARE_PCI_UNMAP_LEN(maplen);
2780};
2781
2782struct skge_ring {
2783 struct skge_element *to_clean;
2784 struct skge_element *to_use;
2785 struct skge_element *start;
2786 unsigned long count;
2787};
2788
2789
2790struct skge_hw {
2791 void __iomem *regs;
2792 struct pci_dev *pdev;
2793 u32 intr_mask;
2794 struct net_device *dev[2];
2795
2796 u8 mac_cfg;
2797 u8 chip_id;
2798 u8 phy_type;
2799 u8 pmd_type;
2800 u16 phy_addr;
2801
2802 u32 ram_size;
2803 u32 ram_offset;
2804
2805 struct tasklet_struct ext_tasklet;
2806 spinlock_t phy_lock;
2807};
2808
2809static inline int isdualport(const struct skge_hw *hw)
2810{
2811 return !(hw->mac_cfg & CFG_SNG_MAC);
2812}
2813
2814static inline u8 chip_rev(const struct skge_hw *hw)
2815{
2816 return (hw->mac_cfg & CFG_CHIP_R_MSK) >> 4;
2817}
2818
2819static inline int iscopper(const struct skge_hw *hw)
2820{
2821 return (hw->pmd_type == 'T');
2822}
2823
2824enum {
2825 FLOW_MODE_NONE = 0, /* No Flow-Control */
2826 FLOW_MODE_LOC_SEND = 1, /* Local station sends PAUSE */
2827 FLOW_MODE_REM_SEND = 2, /* Symmetric or just remote */
2828 FLOW_MODE_SYMMETRIC = 3, /* Both stations may send PAUSE */
2829};
2830
2831struct skge_port {
2832 u32 msg_enable;
2833 struct skge_hw *hw;
2834 struct net_device *netdev;
2835 int port;
2836
2837 spinlock_t tx_lock;
2838 u32 tx_avail;
2839 struct skge_ring tx_ring;
2840 struct skge_ring rx_ring;
2841
2842 struct net_device_stats net_stats;
2843
2844 u8 rx_csum;
2845 u8 blink_on;
2846 u8 flow_control;
2847 u8 wol;
2848 u8 autoneg; /* AUTONEG_ENABLE, AUTONEG_DISABLE */
2849 u8 duplex; /* DUPLEX_HALF, DUPLEX_FULL */
2850 u16 speed; /* SPEED_1000, SPEED_100, ... */
2851 u32 advertising;
2852
2853 void *mem; /* PCI memory for rings */
2854 dma_addr_t dma;
2855 unsigned long mem_size;
2856
2857 struct timer_list link_check;
2858 struct timer_list led_blink;
2859};
2860
2861
2862/* Register accessor for memory mapped device */
2863static inline u32 skge_read32(const struct skge_hw *hw, int reg)
2864{
2865 return readl(hw->regs + reg);
2866
2867}
2868
2869static inline u16 skge_read16(const struct skge_hw *hw, int reg)
2870{
2871 return readw(hw->regs + reg);
2872}
2873
2874static inline u8 skge_read8(const struct skge_hw *hw, int reg)
2875{
2876 return readb(hw->regs + reg);
2877}
2878
2879static inline void skge_write32(const struct skge_hw *hw, int reg, u32 val)
2880{
2881 writel(val, hw->regs + reg);
2882}
2883
2884static inline void skge_write16(const struct skge_hw *hw, int reg, u16 val)
2885{
2886 writew(val, hw->regs + reg);
2887}
2888
2889static inline void skge_write8(const struct skge_hw *hw, int reg, u8 val)
2890{
2891 writeb(val, hw->regs + reg);
2892}
2893
2894/* MAC Related Registers inside the device. */
2895#define SKGEMAC_REG(port,reg) (((port)<<7)+(reg))
2896
2897/* PCI config space can be accessed via memory mapped space */
2898#define SKGEPCI_REG(reg) ((reg)+ 0x380)
2899
2900#define SKGEXM_REG(port, reg) \
2901 ((BASE_XMAC_1 + (port) * (BASE_XMAC_2 - BASE_XMAC_1)) | (reg) << 1)
2902
2903static inline u32 skge_xm_read32(const struct skge_hw *hw, int port, int reg)
2904{
2905 return skge_read32(hw, SKGEXM_REG(port,reg));
2906}
2907
2908static inline u16 skge_xm_read16(const struct skge_hw *hw, int port, int reg)
2909{
2910 return skge_read16(hw, SKGEXM_REG(port,reg));
2911}
2912
2913static inline u8 skge_xm_read8(const struct skge_hw *hw, int port, int reg)
2914{
2915 return skge_read8(hw, SKGEXM_REG(port,reg));
2916}
2917
2918static inline void skge_xm_write32(const struct skge_hw *hw, int port, int r, u32 v)
2919{
2920 skge_write32(hw, SKGEXM_REG(port,r), v);
2921}
2922
2923static inline void skge_xm_write16(const struct skge_hw *hw, int port, int r, u16 v)
2924{
2925 skge_write16(hw, SKGEXM_REG(port,r), v);
2926}
2927
2928static inline void skge_xm_write8(const struct skge_hw *hw, int port, int r, u8 v)
2929{
2930 skge_write8(hw, SKGEXM_REG(port,r), v);
2931}
2932
2933static inline void skge_xm_outhash(const struct skge_hw *hw, int port, int reg,
2934 const u8 *hash)
2935{
2936 skge_xm_write16(hw, port, reg,
2937 (u16)hash[0] | ((u16)hash[1] << 8));
2938 skge_xm_write16(hw, port, reg+2,
2939 (u16)hash[2] | ((u16)hash[3] << 8));
2940 skge_xm_write16(hw, port, reg+4,
2941 (u16)hash[4] | ((u16)hash[5] << 8));
2942 skge_xm_write16(hw, port, reg+6,
2943 (u16)hash[6] | ((u16)hash[7] << 8));
2944}
2945
2946static inline void skge_xm_outaddr(const struct skge_hw *hw, int port, int reg,
2947 const u8 *addr)
2948{
2949 skge_xm_write16(hw, port, reg,
2950 (u16)addr[0] | ((u16)addr[1] << 8));
2951 skge_xm_write16(hw, port, reg,
2952 (u16)addr[2] | ((u16)addr[3] << 8));
2953 skge_xm_write16(hw, port, reg,
2954 (u16)addr[4] | ((u16)addr[5] << 8));
2955}
2956
2957
2958#define SKGEGMA_REG(port,reg) \
2959 ((reg) + BASE_GMAC_1 + \
2960 (port) * (BASE_GMAC_2-BASE_GMAC_1))
2961
2962static inline u16 skge_gma_read16(const struct skge_hw *hw, int port, int reg)
2963{
2964 return skge_read16(hw, SKGEGMA_REG(port,reg));
2965}
2966
2967static inline u32 skge_gma_read32(const struct skge_hw *hw, int port, int reg)
2968{
2969 return (u32) skge_read16(hw, SKGEGMA_REG(port,reg))
2970 | ((u32)skge_read16(hw, SKGEGMA_REG(port,reg+4)) << 16);
2971}
2972
2973static inline u8 skge_gma_read8(const struct skge_hw *hw, int port, int reg)
2974{
2975 return skge_read8(hw, SKGEGMA_REG(port,reg));
2976}
2977
2978static inline void skge_gma_write16(const struct skge_hw *hw, int port, int r, u16 v)
2979{
2980 skge_write16(hw, SKGEGMA_REG(port,r), v);
2981}
2982
2983static inline void skge_gma_write32(const struct skge_hw *hw, int port, int r, u32 v)
2984{
2985 skge_write16(hw, SKGEGMA_REG(port, r), (u16) v);
2986 skge_write32(hw, SKGEGMA_REG(port, r+4), (u16)(v >> 16));
2987}
2988
2989static inline void skge_gma_write8(const struct skge_hw *hw, int port, int r, u8 v)
2990{
2991 skge_write8(hw, SKGEGMA_REG(port,r), v);
2992}
2993
2994static inline void skge_gm_set_addr(struct skge_hw *hw, int port, int reg,
2995 const u8 *addr)
2996{
2997 skge_gma_write16(hw, port, reg,
2998 (u16) addr[0] | ((u16) addr[1] << 8));
2999 skge_gma_write16(hw, port, reg+4,
3000 (u16) addr[2] | ((u16) addr[3] << 8));
3001 skge_gma_write16(hw, port, reg+8,
3002 (u16) addr[4] | ((u16) addr[5] << 8));
3003}
3004
3005#endif
generated by cgit v1.2.2 (git 2.25.0) at 2024-11-10 16:51:18 -0500