diff options
author | Rajkumar Manoharan <rmanohar@qca.qualcomm.com> | 2011-10-13 01:30:44 -0400 |
---|---|---|
committer | John W. Linville <linville@tuxdriver.com> | 2011-10-14 14:48:23 -0400 |
commit | 423e38e8079f8f4fe0bf66d4f9a7d61beb232aca (patch) | |
tree | 151fece48539027937b7a7ddf519c5cd418de01a /drivers/net/wireless/ath/ath9k/ar9462_2p0_initvals.h | |
parent | 76db2f8c87498122d08436c6476e67e44e390f18 (diff) |
ath9k: Rename AR9480 into AR9462
Renamed to be in sync with Marketing term and to avoid
confusion with other chip names.
Signed-off-by: Rajkumar Manoharan <rmanohar@qca.qualcomm.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
Diffstat (limited to 'drivers/net/wireless/ath/ath9k/ar9462_2p0_initvals.h')
-rw-r--r-- | drivers/net/wireless/ath/ath9k/ar9462_2p0_initvals.h | 68 |
1 files changed, 34 insertions, 34 deletions
diff --git a/drivers/net/wireless/ath/ath9k/ar9462_2p0_initvals.h b/drivers/net/wireless/ath/ath9k/ar9462_2p0_initvals.h index d54163d8d69f..9c51b395b4ff 100644 --- a/drivers/net/wireless/ath/ath9k/ar9462_2p0_initvals.h +++ b/drivers/net/wireless/ath/ath9k/ar9462_2p0_initvals.h | |||
@@ -14,12 +14,12 @@ | |||
14 | * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. | 14 | * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. |
15 | */ | 15 | */ |
16 | 16 | ||
17 | #ifndef INITVALS_9480_2P0_H | 17 | #ifndef INITVALS_9462_2P0_H |
18 | #define INITVALS_9480_2P0_H | 18 | #define INITVALS_9462_2P0_H |
19 | 19 | ||
20 | /* AR9480 2.0 */ | 20 | /* AR9462 2.0 */ |
21 | 21 | ||
22 | static const u32 ar9480_modes_fast_clock_2p0[][3] = { | 22 | static const u32 ar9462_modes_fast_clock_2p0[][3] = { |
23 | /* Addr 5G_HT20 5G_HT40 */ | 23 | /* Addr 5G_HT20 5G_HT40 */ |
24 | {0x00001030, 0x00000268, 0x000004d0}, | 24 | {0x00001030, 0x00000268, 0x000004d0}, |
25 | {0x00001070, 0x0000018c, 0x00000318}, | 25 | {0x00001070, 0x0000018c, 0x00000318}, |
@@ -32,14 +32,14 @@ static const u32 ar9480_modes_fast_clock_2p0[][3] = { | |||
32 | {0x0000a254, 0x00000898, 0x00001130}, | 32 | {0x0000a254, 0x00000898, 0x00001130}, |
33 | }; | 33 | }; |
34 | 34 | ||
35 | static const u32 ar9480_pciephy_clkreq_enable_L1_2p0[][2] = { | 35 | static const u32 ar9462_pciephy_clkreq_enable_L1_2p0[][2] = { |
36 | /* Addr allmodes */ | 36 | /* Addr allmodes */ |
37 | {0x00018c00, 0x18253ede}, | 37 | {0x00018c00, 0x18253ede}, |
38 | {0x00018c04, 0x000801d8}, | 38 | {0x00018c04, 0x000801d8}, |
39 | {0x00018c08, 0x0003580c}, | 39 | {0x00018c08, 0x0003580c}, |
40 | }; | 40 | }; |
41 | 41 | ||
42 | static const u32 ar9480_2p0_baseband_postamble[][5] = { | 42 | static const u32 ar9462_2p0_baseband_postamble[][5] = { |
43 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 43 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
44 | {0x00009810, 0xd00a8005, 0xd00a8005, 0xd00a8011, 0xd00a8011}, | 44 | {0x00009810, 0xd00a8005, 0xd00a8005, 0xd00a8011, 0xd00a8011}, |
45 | {0x00009820, 0x206a022e, 0x206a022e, 0x206a012e, 0x206a012e}, | 45 | {0x00009820, 0x206a022e, 0x206a022e, 0x206a012e, 0x206a012e}, |
@@ -89,7 +89,7 @@ static const u32 ar9480_2p0_baseband_postamble[][5] = { | |||
89 | {0x0000b284, 0x00000000, 0x00000000, 0x00000550, 0x00000550}, | 89 | {0x0000b284, 0x00000000, 0x00000000, 0x00000550, 0x00000550}, |
90 | }; | 90 | }; |
91 | 91 | ||
92 | static const u32 ar9480_2p0_mac_core_emulation[][2] = { | 92 | static const u32 ar9462_2p0_mac_core_emulation[][2] = { |
93 | /* Addr allmodes */ | 93 | /* Addr allmodes */ |
94 | {0x00000030, 0x000e0085}, | 94 | {0x00000030, 0x000e0085}, |
95 | {0x00000044, 0x00000008}, | 95 | {0x00000044, 0x00000008}, |
@@ -97,7 +97,7 @@ static const u32 ar9480_2p0_mac_core_emulation[][2] = { | |||
97 | {0x00008344, 0xaa4a105b}, | 97 | {0x00008344, 0xaa4a105b}, |
98 | }; | 98 | }; |
99 | 99 | ||
100 | static const u32 ar9480_common_rx_gain_table_2p0[][2] = { | 100 | static const u32 ar9462_common_rx_gain_table_2p0[][2] = { |
101 | /* Addr allmodes */ | 101 | /* Addr allmodes */ |
102 | {0x0000a000, 0x00010000}, | 102 | {0x0000a000, 0x00010000}, |
103 | {0x0000a004, 0x00030002}, | 103 | {0x0000a004, 0x00030002}, |
@@ -357,27 +357,27 @@ static const u32 ar9480_common_rx_gain_table_2p0[][2] = { | |||
357 | {0x0000b1fc, 0x00000196}, | 357 | {0x0000b1fc, 0x00000196}, |
358 | }; | 358 | }; |
359 | 359 | ||
360 | static const u32 ar9480_pciephy_clkreq_disable_L1_2p0[][2] = { | 360 | static const u32 ar9462_pciephy_clkreq_disable_L1_2p0[][2] = { |
361 | /* Addr allmodes */ | 361 | /* Addr allmodes */ |
362 | {0x00018c00, 0x18213ede}, | 362 | {0x00018c00, 0x18213ede}, |
363 | {0x00018c04, 0x000801d8}, | 363 | {0x00018c04, 0x000801d8}, |
364 | {0x00018c08, 0x0003580c}, | 364 | {0x00018c08, 0x0003580c}, |
365 | }; | 365 | }; |
366 | 366 | ||
367 | static const u32 ar9480_pciephy_pll_on_clkreq_disable_L1_2p0[][2] = { | 367 | static const u32 ar9462_pciephy_pll_on_clkreq_disable_L1_2p0[][2] = { |
368 | /* Addr allmodes */ | 368 | /* Addr allmodes */ |
369 | {0x00018c00, 0x18212ede}, | 369 | {0x00018c00, 0x18212ede}, |
370 | {0x00018c04, 0x000801d8}, | 370 | {0x00018c04, 0x000801d8}, |
371 | {0x00018c08, 0x0003580c}, | 371 | {0x00018c08, 0x0003580c}, |
372 | }; | 372 | }; |
373 | 373 | ||
374 | static const u32 ar9480_2p0_sys3ant[][2] = { | 374 | static const u32 ar9462_2p0_sys3ant[][2] = { |
375 | /* Addr allmodes */ | 375 | /* Addr allmodes */ |
376 | {0x00063280, 0x00040807}, | 376 | {0x00063280, 0x00040807}, |
377 | {0x00063284, 0x104ccccc}, | 377 | {0x00063284, 0x104ccccc}, |
378 | }; | 378 | }; |
379 | 379 | ||
380 | static const u32 ar9480_common_rx_gain_table_ar9280_2p0[][2] = { | 380 | static const u32 ar9462_common_rx_gain_table_ar9280_2p0[][2] = { |
381 | /* Addr allmodes */ | 381 | /* Addr allmodes */ |
382 | {0x0000a000, 0x02000101}, | 382 | {0x0000a000, 0x02000101}, |
383 | {0x0000a004, 0x02000102}, | 383 | {0x0000a004, 0x02000102}, |
@@ -679,20 +679,20 @@ static const u32 ar9200_ar9280_2p0_radio_core[][2] = { | |||
679 | {0x00007894, 0x5a108000}, | 679 | {0x00007894, 0x5a108000}, |
680 | }; | 680 | }; |
681 | 681 | ||
682 | static const u32 ar9480_2p0_mac_postamble_emulation[][5] = { | 682 | static const u32 ar9462_2p0_mac_postamble_emulation[][5] = { |
683 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 683 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
684 | {0x00008014, 0x10f810f8, 0x10f810f8, 0x10f810f8, 0x10f810f8}, | 684 | {0x00008014, 0x10f810f8, 0x10f810f8, 0x10f810f8, 0x10f810f8}, |
685 | {0x0000801c, 0x0e8d8017, 0x0e8d8017, 0x0e8d8017, 0x0e8d8017}, | 685 | {0x0000801c, 0x0e8d8017, 0x0e8d8017, 0x0e8d8017, 0x0e8d8017}, |
686 | }; | 686 | }; |
687 | 687 | ||
688 | static const u32 ar9480_2p0_radio_postamble_sys3ant[][5] = { | 688 | static const u32 ar9462_2p0_radio_postamble_sys3ant[][5] = { |
689 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 689 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
690 | {0x000160ac, 0xa4646c08, 0xa4646c08, 0x24645808, 0x24645808}, | 690 | {0x000160ac, 0xa4646c08, 0xa4646c08, 0x24645808, 0x24645808}, |
691 | {0x00016140, 0x10804008, 0x10804008, 0x90804008, 0x90804008}, | 691 | {0x00016140, 0x10804008, 0x10804008, 0x90804008, 0x90804008}, |
692 | {0x00016540, 0x10804008, 0x10804008, 0x90804008, 0x90804008}, | 692 | {0x00016540, 0x10804008, 0x10804008, 0x90804008, 0x90804008}, |
693 | }; | 693 | }; |
694 | 694 | ||
695 | static const u32 ar9480_2p0_baseband_postamble_emulation[][5] = { | 695 | static const u32 ar9462_2p0_baseband_postamble_emulation[][5] = { |
696 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 696 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
697 | {0x00009e18, 0x00000000, 0x00000000, 0x00000000, 0x00000000}, | 697 | {0x00009e18, 0x00000000, 0x00000000, 0x00000000, 0x00000000}, |
698 | {0x00009e3c, 0xcf946221, 0xcf946221, 0xcf946221, 0xcf946221}, | 698 | {0x00009e3c, 0xcf946221, 0xcf946221, 0xcf946221, 0xcf946221}, |
@@ -714,14 +714,14 @@ static const u32 ar9480_2p0_baseband_postamble_emulation[][5] = { | |||
714 | {0x0000ae18, 0x00000000, 0x00000000, 0x00000000, 0x00000000}, | 714 | {0x0000ae18, 0x00000000, 0x00000000, 0x00000000, 0x00000000}, |
715 | }; | 715 | }; |
716 | 716 | ||
717 | static const u32 ar9480_2p0_radio_postamble_sys2ant[][5] = { | 717 | static const u32 ar9462_2p0_radio_postamble_sys2ant[][5] = { |
718 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 718 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
719 | {0x000160ac, 0xa4646c08, 0xa4646c08, 0x24645808, 0x24645808}, | 719 | {0x000160ac, 0xa4646c08, 0xa4646c08, 0x24645808, 0x24645808}, |
720 | {0x00016140, 0x10804008, 0x10804008, 0x90804008, 0x90804008}, | 720 | {0x00016140, 0x10804008, 0x10804008, 0x90804008, 0x90804008}, |
721 | {0x00016540, 0x10804008, 0x10804008, 0x90804008, 0x90804008}, | 721 | {0x00016540, 0x10804008, 0x10804008, 0x90804008, 0x90804008}, |
722 | }; | 722 | }; |
723 | 723 | ||
724 | static const u32 ar9480_common_wo_xlna_rx_gain_table_2p0[][2] = { | 724 | static const u32 ar9462_common_wo_xlna_rx_gain_table_2p0[][2] = { |
725 | /* Addr allmodes */ | 725 | /* Addr allmodes */ |
726 | {0x0000a000, 0x00010000}, | 726 | {0x0000a000, 0x00010000}, |
727 | {0x0000a004, 0x00030002}, | 727 | {0x0000a004, 0x00030002}, |
@@ -981,14 +981,14 @@ static const u32 ar9480_common_wo_xlna_rx_gain_table_2p0[][2] = { | |||
981 | {0x0000b1fc, 0x00000196}, | 981 | {0x0000b1fc, 0x00000196}, |
982 | }; | 982 | }; |
983 | 983 | ||
984 | static const u32 ar9480_2p0_baseband_core_txfir_coeff_japan_2484[][2] = { | 984 | static const u32 ar9462_2p0_baseband_core_txfir_coeff_japan_2484[][2] = { |
985 | /* Addr allmodes */ | 985 | /* Addr allmodes */ |
986 | {0x0000a398, 0x00000000}, | 986 | {0x0000a398, 0x00000000}, |
987 | {0x0000a39c, 0x6f7f0301}, | 987 | {0x0000a39c, 0x6f7f0301}, |
988 | {0x0000a3a0, 0xca9228ee}, | 988 | {0x0000a3a0, 0xca9228ee}, |
989 | }; | 989 | }; |
990 | 990 | ||
991 | static const u32 ar9480_modes_low_ob_db_tx_gain_table_2p0[][5] = { | 991 | static const u32 ar9462_modes_low_ob_db_tx_gain_table_2p0[][5] = { |
992 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 992 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
993 | {0x000098bc, 0x00000002, 0x00000002, 0x00000002, 0x00000002}, | 993 | {0x000098bc, 0x00000002, 0x00000002, 0x00000002, 0x00000002}, |
994 | {0x0000a2dc, 0x0380c7fc, 0x0380c7fc, 0x03aaa352, 0x03aaa352}, | 994 | {0x0000a2dc, 0x0380c7fc, 0x0380c7fc, 0x03aaa352, 0x03aaa352}, |
@@ -1057,12 +1057,12 @@ static const u32 ar9480_modes_low_ob_db_tx_gain_table_2p0[][5] = { | |||
1057 | {0x00016454, 0x6db60000, 0x6db60000, 0x6db60000, 0x6db60000}, | 1057 | {0x00016454, 0x6db60000, 0x6db60000, 0x6db60000, 0x6db60000}, |
1058 | }; | 1058 | }; |
1059 | 1059 | ||
1060 | static const u32 ar9480_2p0_soc_postamble[][5] = { | 1060 | static const u32 ar9462_2p0_soc_postamble[][5] = { |
1061 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 1061 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
1062 | {0x00007010, 0x00002233, 0x00002233, 0x00002233, 0x00002233}, | 1062 | {0x00007010, 0x00002233, 0x00002233, 0x00002233, 0x00002233}, |
1063 | }; | 1063 | }; |
1064 | 1064 | ||
1065 | static const u32 ar9480_2p0_baseband_core[][2] = { | 1065 | static const u32 ar9462_2p0_baseband_core[][2] = { |
1066 | /* Addr allmodes */ | 1066 | /* Addr allmodes */ |
1067 | {0x00009800, 0xafe68e30}, | 1067 | {0x00009800, 0xafe68e30}, |
1068 | {0x00009804, 0xfd14e000}, | 1068 | {0x00009804, 0xfd14e000}, |
@@ -1221,7 +1221,7 @@ static const u32 ar9480_2p0_baseband_core[][2] = { | |||
1221 | {0x0000b6b4, 0x00000001}, | 1221 | {0x0000b6b4, 0x00000001}, |
1222 | }; | 1222 | }; |
1223 | 1223 | ||
1224 | static const u32 ar9480_2p0_radio_postamble[][5] = { | 1224 | static const u32 ar9462_2p0_radio_postamble[][5] = { |
1225 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 1225 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
1226 | {0x0001609c, 0x0b8ee524, 0x0b8ee524, 0x0b8ee524, 0x0b8ee524}, | 1226 | {0x0001609c, 0x0b8ee524, 0x0b8ee524, 0x0b8ee524, 0x0b8ee524}, |
1227 | {0x000160b0, 0x01d67f70, 0x01d67f70, 0x01d67f70, 0x01d67f70}, | 1227 | {0x000160b0, 0x01d67f70, 0x01d67f70, 0x01d67f70, 0x01d67f70}, |
@@ -1229,7 +1229,7 @@ static const u32 ar9480_2p0_radio_postamble[][5] = { | |||
1229 | {0x0001650c, 0x48000000, 0x40000000, 0x40000000, 0x40000000}, | 1229 | {0x0001650c, 0x48000000, 0x40000000, 0x40000000, 0x40000000}, |
1230 | }; | 1230 | }; |
1231 | 1231 | ||
1232 | static const u32 ar9480_modes_high_ob_db_tx_gain_table_2p0[][5] = { | 1232 | static const u32 ar9462_modes_high_ob_db_tx_gain_table_2p0[][5] = { |
1233 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 1233 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
1234 | {0x000098bc, 0x00000002, 0x00000002, 0x00000002, 0x00000002}, | 1234 | {0x000098bc, 0x00000002, 0x00000002, 0x00000002, 0x00000002}, |
1235 | {0x0000a2dc, 0x01feee00, 0x01feee00, 0x03aaa352, 0x03aaa352}, | 1235 | {0x0000a2dc, 0x01feee00, 0x01feee00, 0x03aaa352, 0x03aaa352}, |
@@ -1298,7 +1298,7 @@ static const u32 ar9480_modes_high_ob_db_tx_gain_table_2p0[][5] = { | |||
1298 | {0x00016454, 0x6db60000, 0x6db60000, 0x6db60000, 0x6db60000}, | 1298 | {0x00016454, 0x6db60000, 0x6db60000, 0x6db60000, 0x6db60000}, |
1299 | }; | 1299 | }; |
1300 | 1300 | ||
1301 | static const u32 ar9480_2p0_radio_core[][2] = { | 1301 | static const u32 ar9462_2p0_radio_core[][2] = { |
1302 | /* Addr allmodes */ | 1302 | /* Addr allmodes */ |
1303 | {0x00016000, 0x36db6db6}, | 1303 | {0x00016000, 0x36db6db6}, |
1304 | {0x00016004, 0x6db6db40}, | 1304 | {0x00016004, 0x6db6db40}, |
@@ -1356,7 +1356,7 @@ static const u32 ar9480_2p0_radio_core[][2] = { | |||
1356 | {0x00016548, 0x000080c0}, | 1356 | {0x00016548, 0x000080c0}, |
1357 | }; | 1357 | }; |
1358 | 1358 | ||
1359 | static const u32 ar9480_2p0_tx_gain_table_baseband_postamble_emulation[][5] = { | 1359 | static const u32 ar9462_2p0_tx_gain_table_baseband_postamble_emulation[][5] = { |
1360 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 1360 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
1361 | {0x0000a410, 0x000000d5, 0x000000d5, 0x000000d5, 0x000000d5}, | 1361 | {0x0000a410, 0x000000d5, 0x000000d5, 0x000000d5, 0x000000d5}, |
1362 | {0x0000a500, 0x00000000, 0x00000000, 0x00000000, 0x00000000}, | 1362 | {0x0000a500, 0x00000000, 0x00000000, 0x00000000, 0x00000000}, |
@@ -1374,19 +1374,19 @@ static const u32 ar9480_2p0_tx_gain_table_baseband_postamble_emulation[][5] = { | |||
1374 | {0x0000a534, 0x00034e8a, 0x00034e8a, 0x00034e8a, 0x00034e8a}, | 1374 | {0x0000a534, 0x00034e8a, 0x00034e8a, 0x00034e8a, 0x00034e8a}, |
1375 | }; | 1375 | }; |
1376 | 1376 | ||
1377 | static const u32 ar9480_2p0_soc_preamble[][2] = { | 1377 | static const u32 ar9462_2p0_soc_preamble[][2] = { |
1378 | /* Addr allmodes */ | 1378 | /* Addr allmodes */ |
1379 | {0x00007020, 0x00000000}, | 1379 | {0x00007020, 0x00000000}, |
1380 | {0x00007034, 0x00000002}, | 1380 | {0x00007034, 0x00000002}, |
1381 | {0x00007038, 0x000004c2}, | 1381 | {0x00007038, 0x000004c2}, |
1382 | }; | 1382 | }; |
1383 | 1383 | ||
1384 | static const u32 ar9480_2p0_sys2ant[][2] = { | 1384 | static const u32 ar9462_2p0_sys2ant[][2] = { |
1385 | /* Addr allmodes */ | 1385 | /* Addr allmodes */ |
1386 | {0x00063120, 0x00801980}, | 1386 | {0x00063120, 0x00801980}, |
1387 | }; | 1387 | }; |
1388 | 1388 | ||
1389 | static const u32 ar9480_2p0_mac_core[][2] = { | 1389 | static const u32 ar9462_2p0_mac_core[][2] = { |
1390 | /* Addr allmodes */ | 1390 | /* Addr allmodes */ |
1391 | {0x00000008, 0x00000000}, | 1391 | {0x00000008, 0x00000000}, |
1392 | {0x00000030, 0x000e0085}, | 1392 | {0x00000030, 0x000e0085}, |
@@ -1550,7 +1550,7 @@ static const u32 ar9480_2p0_mac_core[][2] = { | |||
1550 | {0x000083d0, 0x000301ff}, | 1550 | {0x000083d0, 0x000301ff}, |
1551 | }; | 1551 | }; |
1552 | 1552 | ||
1553 | static const u32 ar9480_2p0_mac_postamble[][5] = { | 1553 | static const u32 ar9462_2p0_mac_postamble[][5] = { |
1554 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 1554 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
1555 | {0x00001030, 0x00000230, 0x00000460, 0x000002c0, 0x00000160}, | 1555 | {0x00001030, 0x00000230, 0x00000460, 0x000002c0, 0x00000160}, |
1556 | {0x00001070, 0x00000168, 0x000002d0, 0x00000318, 0x0000018c}, | 1556 | {0x00001070, 0x00000168, 0x000002d0, 0x00000318, 0x0000018c}, |
@@ -1562,7 +1562,7 @@ static const u32 ar9480_2p0_mac_postamble[][5] = { | |||
1562 | {0x00008318, 0x00003e80, 0x00007d00, 0x00006880, 0x00003440}, | 1562 | {0x00008318, 0x00003e80, 0x00007d00, 0x00006880, 0x00003440}, |
1563 | }; | 1563 | }; |
1564 | 1564 | ||
1565 | static const u32 ar9480_common_mixed_rx_gain_table_2p0[][2] = { | 1565 | static const u32 ar9462_common_mixed_rx_gain_table_2p0[][2] = { |
1566 | /* Addr allmodes */ | 1566 | /* Addr allmodes */ |
1567 | {0x0000a000, 0x00010000}, | 1567 | {0x0000a000, 0x00010000}, |
1568 | {0x0000a004, 0x00030002}, | 1568 | {0x0000a004, 0x00030002}, |
@@ -1822,7 +1822,7 @@ static const u32 ar9480_common_mixed_rx_gain_table_2p0[][2] = { | |||
1822 | {0x0000b1fc, 0x00000196}, | 1822 | {0x0000b1fc, 0x00000196}, |
1823 | }; | 1823 | }; |
1824 | 1824 | ||
1825 | static const u32 ar9480_modes_green_ob_db_tx_gain_table_2p0[][5] = { | 1825 | static const u32 ar9462_modes_green_ob_db_tx_gain_table_2p0[][5] = { |
1826 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ | 1826 | /* Addr 5G_HT20 5G_HT40 2G_HT40 2G_HT20 */ |
1827 | {0x000098bc, 0x00000003, 0x00000003, 0x00000003, 0x00000003}, | 1827 | {0x000098bc, 0x00000003, 0x00000003, 0x00000003, 0x00000003}, |
1828 | {0x0000a2dc, 0x01feee00, 0x01feee00, 0x03aaa352, 0x03aaa352}, | 1828 | {0x0000a2dc, 0x01feee00, 0x01feee00, 0x03aaa352, 0x03aaa352}, |
@@ -1891,7 +1891,7 @@ static const u32 ar9480_modes_green_ob_db_tx_gain_table_2p0[][5] = { | |||
1891 | {0x00016454, 0x6db60180, 0x6db60180, 0x6db60180, 0x6db60180}, | 1891 | {0x00016454, 0x6db60180, 0x6db60180, 0x6db60180, 0x6db60180}, |
1892 | }; | 1892 | }; |
1893 | 1893 | ||
1894 | static const u32 ar9480_2p0_BTCOEX_MAX_TXPWR_table[][2] = { | 1894 | static const u32 ar9462_2p0_BTCOEX_MAX_TXPWR_table[][2] = { |
1895 | /* Addr allmodes */ | 1895 | /* Addr allmodes */ |
1896 | {0x000018c0, 0x10101010}, | 1896 | {0x000018c0, 0x10101010}, |
1897 | {0x000018c4, 0x10101010}, | 1897 | {0x000018c4, 0x10101010}, |
@@ -1903,7 +1903,7 @@ static const u32 ar9480_2p0_BTCOEX_MAX_TXPWR_table[][2] = { | |||
1903 | {0x000018dc, 0x10101010}, | 1903 | {0x000018dc, 0x10101010}, |
1904 | }; | 1904 | }; |
1905 | 1905 | ||
1906 | static const u32 ar9480_2p0_baseband_core_emulation[][2] = { | 1906 | static const u32 ar9462_2p0_baseband_core_emulation[][2] = { |
1907 | /* Addr allmodes */ | 1907 | /* Addr allmodes */ |
1908 | {0x00009800, 0xafa68e30}, | 1908 | {0x00009800, 0xafa68e30}, |
1909 | {0x00009884, 0x00002842}, | 1909 | {0x00009884, 0x00002842}, |
@@ -1925,4 +1925,4 @@ static const u32 ar9480_2p0_baseband_core_emulation[][2] = { | |||
1925 | {0x0000a690, 0x00000038}, | 1925 | {0x0000a690, 0x00000038}, |
1926 | }; | 1926 | }; |
1927 | 1927 | ||
1928 | #endif /* INITVALS_9480_2P0_H */ | 1928 | #endif /* INITVALS_9462_2P0_H */ |