diff options
| author | Matt Carlson <mcarlson@broadcom.com> | 2010-04-12 02:58:24 -0400 |
|---|---|---|
| committer | David S. Miller <davem@davemloft.net> | 2010-04-13 05:25:42 -0400 |
| commit | cea46462681d61a65a208d17206d38739c1ea1b1 (patch) | |
| tree | af5b17960d6871e9dc2b6d104eaadf87730220f5 /drivers/net/tg3.h | |
| parent | b6c6712a42ca3f9fa7f4a3d7c40e3a9dd1fd9e03 (diff) | |
tg3: Disable CLKREQ in L2
This patch disables CLKREQ in L2 to workaround a chipset bug.
Signed-off-by: Matt Carlson <mcarlson@broadcom.com>
Reviewed-by: Michael Chan <mchan@broadcom.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/net/tg3.h')
| -rw-r--r-- | drivers/net/tg3.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/drivers/net/tg3.h b/drivers/net/tg3.h index 5d7f72a2ea01..8a6012ab23ff 100644 --- a/drivers/net/tg3.h +++ b/drivers/net/tg3.h | |||
| @@ -1854,6 +1854,8 @@ | |||
| 1854 | #define TG3_PCIE_TLDLPL_PORT 0x00007c00 | 1854 | #define TG3_PCIE_TLDLPL_PORT 0x00007c00 |
| 1855 | #define TG3_PCIE_PL_LO_PHYCTL1 0x00000004 | 1855 | #define TG3_PCIE_PL_LO_PHYCTL1 0x00000004 |
| 1856 | #define TG3_PCIE_PL_LO_PHYCTL1_L1PLLPD_EN 0x00001000 | 1856 | #define TG3_PCIE_PL_LO_PHYCTL1_L1PLLPD_EN 0x00001000 |
| 1857 | #define TG3_PCIE_PL_LO_PHYCTL5 0x00000014 | ||
| 1858 | #define TG3_PCIE_PL_LO_PHYCTL5_DIS_L2CLKREQ 0x80000000 | ||
| 1857 | 1859 | ||
| 1858 | /* OTP bit definitions */ | 1860 | /* OTP bit definitions */ |
| 1859 | #define TG3_OTP_AGCTGT_MASK 0x000000e0 | 1861 | #define TG3_OTP_AGCTGT_MASK 0x000000e0 |