aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/net/ethernet/cadence/macb.h
diff options
context:
space:
mode:
authorJoachim Eastwood <manabian@gmail.com>2012-10-18 07:01:06 -0400
committerDavid S. Miller <davem@davemloft.net>2012-10-19 13:18:28 -0400
commit1fd3ca4e14aa6f054b262f0923df9a5e8e9a69be (patch)
tree3840823b81bb7a0b4efc3f7239e0230c4333b6e5 /drivers/net/ethernet/cadence/macb.h
parentdb0fe0b2f6bba2fda939737d063db2ae14c58d71 (diff)
net/macb: add AT91RM9200 specific registers and bits to header
Signed-off-by: Joachim Eastwood <manabian@gmail.com>
Diffstat (limited to 'drivers/net/ethernet/cadence/macb.h')
-rw-r--r--drivers/net/ethernet/cadence/macb.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/drivers/net/ethernet/cadence/macb.h b/drivers/net/ethernet/cadence/macb.h
index 335e288f5314..0e5d55b9c89d 100644
--- a/drivers/net/ethernet/cadence/macb.h
+++ b/drivers/net/ethernet/cadence/macb.h
@@ -14,6 +14,8 @@
14#define MACB_NCR 0x0000 14#define MACB_NCR 0x0000
15#define MACB_NCFGR 0x0004 15#define MACB_NCFGR 0x0004
16#define MACB_NSR 0x0008 16#define MACB_NSR 0x0008
17#define MACB_TAR 0x000c /* AT91RM9200 only */
18#define MACB_TCR 0x0010 /* AT91RM9200 only */
17#define MACB_TSR 0x0014 19#define MACB_TSR 0x0014
18#define MACB_RBQP 0x0018 20#define MACB_RBQP 0x0018
19#define MACB_TBQP 0x001c 21#define MACB_TBQP 0x001c
@@ -133,6 +135,8 @@
133#define MACB_RTY_SIZE 1 135#define MACB_RTY_SIZE 1
134#define MACB_PAE_OFFSET 13 136#define MACB_PAE_OFFSET 13
135#define MACB_PAE_SIZE 1 137#define MACB_PAE_SIZE 1
138#define MACB_RM9200_RMII_OFFSET 13 /* AT91RM9200 only */
139#define MACB_RM9200_RMII_SIZE 1 /* AT91RM9200 only */
136#define MACB_RBOF_OFFSET 14 140#define MACB_RBOF_OFFSET 14
137#define MACB_RBOF_SIZE 2 141#define MACB_RBOF_SIZE 2
138#define MACB_RLCE_OFFSET 16 142#define MACB_RLCE_OFFSET 16
@@ -178,6 +182,8 @@
178#define MACB_TGO_SIZE 1 182#define MACB_TGO_SIZE 1
179#define MACB_BEX_OFFSET 4 183#define MACB_BEX_OFFSET 4
180#define MACB_BEX_SIZE 1 184#define MACB_BEX_SIZE 1
185#define MACB_RM9200_BNQ_OFFSET 4 /* AT91RM9200 only */
186#define MACB_RM9200_BNQ_SIZE 1 /* AT91RM9200 only */
181#define MACB_COMP_OFFSET 5 187#define MACB_COMP_OFFSET 5
182#define MACB_COMP_SIZE 1 188#define MACB_COMP_SIZE 1
183#define MACB_UND_OFFSET 6 189#define MACB_UND_OFFSET 6