aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/mfd/rts5249.c
diff options
context:
space:
mode:
authorMicky Ching <micky_ching@realsil.com.cn>2015-02-25 00:50:11 -0500
committerLee Jones <lee.jones@linaro.org>2015-03-03 11:41:18 -0500
commite89f231826a773ea37dfa99ab619f3ee34c06522 (patch)
treec5399cec49fcac16315a14c1bb89b40431f686b2 /drivers/mfd/rts5249.c
parent9e33ce79f828eb5a1bb9dd4830c7fa719d4279dc (diff)
mfd: rtsx: Update driving settings
update card drive settings, This setting can be used for rts5249 rts524A and rts525A. Signed-off-by: Micky Ching <micky_ching@realsil.com.cn> Signed-off-by: Lee Jones <lee.jones@linaro.org>
Diffstat (limited to 'drivers/mfd/rts5249.c')
-rw-r--r--drivers/mfd/rts5249.c12
1 files changed, 6 insertions, 6 deletions
diff --git a/drivers/mfd/rts5249.c b/drivers/mfd/rts5249.c
index 225ad5527d3e..2fe2854fb450 100644
--- a/drivers/mfd/rts5249.c
+++ b/drivers/mfd/rts5249.c
@@ -36,16 +36,16 @@ static u8 rts5249_get_ic_version(struct rtsx_pcr *pcr)
36static void rts5249_fill_driving(struct rtsx_pcr *pcr, u8 voltage) 36static void rts5249_fill_driving(struct rtsx_pcr *pcr, u8 voltage)
37{ 37{
38 u8 driving_3v3[4][3] = { 38 u8 driving_3v3[4][3] = {
39 {0x11, 0x11, 0x11}, 39 {0x11, 0x11, 0x18},
40 {0x55, 0x55, 0x5C}, 40 {0x55, 0x55, 0x5C},
41 {0x99, 0x99, 0x92}, 41 {0xFF, 0xFF, 0xFF},
42 {0x99, 0x99, 0x92}, 42 {0x96, 0x96, 0x96},
43 }; 43 };
44 u8 driving_1v8[4][3] = { 44 u8 driving_1v8[4][3] = {
45 {0xC4, 0xC4, 0xC4},
45 {0x3C, 0x3C, 0x3C}, 46 {0x3C, 0x3C, 0x3C},
46 {0xB3, 0xB3, 0xB3},
47 {0xFE, 0xFE, 0xFE}, 47 {0xFE, 0xFE, 0xFE},
48 {0xC4, 0xC4, 0xC4}, 48 {0xB3, 0xB3, 0xB3},
49 }; 49 };
50 u8 (*driving)[3], drive_sel; 50 u8 (*driving)[3], drive_sel;
51 51
@@ -341,7 +341,7 @@ void rts5249_init_params(struct rtsx_pcr *pcr)
341 341
342 pcr->flags = 0; 342 pcr->flags = 0;
343 pcr->card_drive_sel = RTSX_CARD_DRIVE_DEFAULT; 343 pcr->card_drive_sel = RTSX_CARD_DRIVE_DEFAULT;
344 pcr->sd30_drive_sel_1v8 = CFG_DRIVER_TYPE_C; 344 pcr->sd30_drive_sel_1v8 = CFG_DRIVER_TYPE_B;
345 pcr->sd30_drive_sel_3v3 = CFG_DRIVER_TYPE_B; 345 pcr->sd30_drive_sel_3v3 = CFG_DRIVER_TYPE_B;
346 pcr->aspm_en = ASPM_L1_EN; 346 pcr->aspm_en = ASPM_L1_EN;
347 pcr->tx_initial_phase = SET_CLOCK_PHASE(1, 29, 16); 347 pcr->tx_initial_phase = SET_CLOCK_PHASE(1, 29, 16);