aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/media/video/em28xx/em28xx-reg.h
diff options
context:
space:
mode:
authorMauro Carvalho Chehab <mchehab@redhat.com>2008-11-17 20:30:09 -0500
committerMauro Carvalho Chehab <mchehab@redhat.com>2008-12-29 14:53:34 -0500
commit6fbcebf06a40f10a1c9dd7bc835115662284c40c (patch)
treec646bfed03ba356b552c63cb3bf1263587d00ca4 /drivers/media/video/em28xx/em28xx-reg.h
parentf09fb53075646c35efe0f74d97b7c4bc7ec61e5a (diff)
V4L/DVB (9642): Add AC97 registers found on em28xx devices
Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com>
Diffstat (limited to 'drivers/media/video/em28xx/em28xx-reg.h')
-rw-r--r--drivers/media/video/em28xx/em28xx-reg.h52
1 files changed, 52 insertions, 0 deletions
diff --git a/drivers/media/video/em28xx/em28xx-reg.h b/drivers/media/video/em28xx/em28xx-reg.h
index 6e5757caa48b..763e57900c33 100644
--- a/drivers/media/video/em28xx/em28xx-reg.h
+++ b/drivers/media/video/em28xx/em28xx-reg.h
@@ -117,3 +117,55 @@ enum em28xx_chip_id {
117 CHIP_ID_EM2883 = 36, 117 CHIP_ID_EM2883 = 36,
118 CHIP_ID_EM2874 = 65, 118 CHIP_ID_EM2874 = 65,
119}; 119};
120
121/*
122 * Registers used by em202 and other AC97 chips
123 */
124
125/* Standard AC97 registers */
126#define AC97_RESET 0x00
127#define AC97_MASTER_VOL 0x02
128#define AC97_LINE_LEVEL_VOL 0x04
129#define AC97_MASTER_MONO_VOL 0x06
130
131#define AC97_PC_BEEP_VOL 0x0a
132#define AC97_PHONE_VOL 0x0c
133#define AC97_MIC_VOL 0x0e
134#define AC97_LINEIN_VOL 0x10
135#define AC97_CD_VOL 0x12
136#define AC97_VIDEO_VOL 0x14
137#define AC97_AUX_VOL 0x16
138#define AC97_PCM_OUT_VOL 0x18
139#define AC97_RECORD_SELECT 0x1a
140#define AC97_RECORD_GAIN 0x1c
141#define AC97_GENERAL_PURPOSE 0x20
142#define AC97_3D_CTRL 0x22
143#define AC97_AUD_INT_AND_PAG 0x24
144#define AC97_POWER_DOWN_CTRL 0x26
145#define AC97_EXT_AUD_ID 0x28
146#define AC97_EXT_AUD_CTRL 0x2a
147
148/* Supported rate varies for each AC97 device
149 if write an unsupported value, it will return the closest one
150 */
151#define AC97_PCM_OUT_FRONT_SRATE 0x2c
152#define AC97_PCM_OUT_SURR_SRATE 0x2e
153#define AC97_PCM_OUT_LFE_SRATE 0x30
154#define AC97_PCM_IN_SRATE 0x32
155#define AC97_LFE_MASTER_VOL 0x36
156#define AC97_SURR_MASTER_VOL 0x38
157#define AC97_SPDIF_OUT_CTRL 0x3a
158
159#define AC97_VENDOR_ID1 0x7c
160#define AC97_VENDOR_ID2 0x7e
161
162/* EMP202 vendor registers */
163#define EM202_EXT_MODEM_CTRL 0x3e
164#define EM202_GPIO_CONF 0x4c
165#define EM202_GPIO_POLARITY 0x4e
166#define EM202_GPIO_STICKY 0x50
167#define EM202_GPIO_MASK 0x52
168#define EM202_GPIO_STATUS 0x54
169#define EM202_SPDIF_OUT_SEL 0x6a
170#define EM202_ANTIPOP 0x72
171#define EM202_EAPD_GPIO_ACCESS 0x74