aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/radeon/sislands_smc.h
diff options
context:
space:
mode:
authorAlex Deucher <alexander.deucher@amd.com>2014-06-06 18:43:45 -0400
committerAlex Deucher <alexander.deucher@amd.com>2014-08-05 08:53:21 -0400
commit636e2582658742b94e7620becce58f939996c961 (patch)
tree6299d819263106f81d9902cf3b6d4445e0d8ae79 /drivers/gpu/drm/radeon/sislands_smc.h
parenta91576d7916f6cce76d30303e60e1ac47cf4a76d (diff)
drm/radeon/dpm: add support for SVI2 voltage for SI
Some newer boards use SVI2 for voltage control rather than GPIO. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/radeon/sislands_smc.h')
-rw-r--r--drivers/gpu/drm/radeon/sislands_smc.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/gpu/drm/radeon/sislands_smc.h b/drivers/gpu/drm/radeon/sislands_smc.h
index 10e945a49479..623a0b1e2d9d 100644
--- a/drivers/gpu/drm/radeon/sislands_smc.h
+++ b/drivers/gpu/drm/radeon/sislands_smc.h
@@ -241,6 +241,9 @@ typedef struct SISLANDS_SMC_STATETABLE SISLANDS_SMC_STATETABLE;
241#define SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width 0xF4 241#define SI_SMC_SOFT_REGISTER_non_ulv_pcie_link_width 0xF4
242#define SI_SMC_SOFT_REGISTER_tdr_is_about_to_happen 0xFC 242#define SI_SMC_SOFT_REGISTER_tdr_is_about_to_happen 0xFC
243#define SI_SMC_SOFT_REGISTER_vr_hot_gpio 0x100 243#define SI_SMC_SOFT_REGISTER_vr_hot_gpio 0x100
244#define SI_SMC_SOFT_REGISTER_svi_rework_plat_type 0x118
245#define SI_SMC_SOFT_REGISTER_svi_rework_gpio_id_svd 0x11c
246#define SI_SMC_SOFT_REGISTER_svi_rework_gpio_id_svc 0x120
244 247
245#define SMC_SISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES 16 248#define SMC_SISLANDS_LKGE_LUT_NUM_OF_TEMP_ENTRIES 16
246#define SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES 32 249#define SMC_SISLANDS_LKGE_LUT_NUM_OF_VOLT_ENTRIES 32