aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/include/nvkm
diff options
context:
space:
mode:
authorBen Skeggs <bskeggs@redhat.com>2015-01-14 00:24:57 -0500
committerBen Skeggs <bskeggs@redhat.com>2015-01-21 21:18:01 -0500
commit878da15adb5ddce57339b87685d8b4630e60085f (patch)
treec73584d6df66dfefaf3911fa1958416973ed6dc2 /drivers/gpu/drm/nouveau/include/nvkm
parentccdfdf21899924ac43b47850147af572a8dfcaa6 (diff)
drm/nouveau/disp: namespace + nvidia gpu names (no binary change)
The namespace of NVKM is being changed to nvkm_ instead of nouveau_, which will be used for the DRM part of the driver. This is being done in order to make it very clear as to what part of the driver a given symbol belongs to, and as a minor step towards splitting the DRM driver out to be able to stand on its own (for virt). Because there's already a large amount of churn here anyway, this is as good a time as any to also switch to NVIDIA's device and chipset naming to ease collaboration with them. A comparison of objdump disassemblies proves no code changes. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
Diffstat (limited to 'drivers/gpu/drm/nouveau/include/nvkm')
-rw-r--r--drivers/gpu/drm/nouveau/include/nvkm/core/os.h3
-rw-r--r--drivers/gpu/drm/nouveau/include/nvkm/engine/disp.h40
2 files changed, 21 insertions, 22 deletions
diff --git a/drivers/gpu/drm/nouveau/include/nvkm/core/os.h b/drivers/gpu/drm/nouveau/include/nvkm/core/os.h
index 625d390d4c22..e81d40c221b5 100644
--- a/drivers/gpu/drm/nouveau/include/nvkm/core/os.h
+++ b/drivers/gpu/drm/nouveau/include/nvkm/core/os.h
@@ -245,5 +245,8 @@
245#define nouveau_fuse nvkm_fuse 245#define nouveau_fuse nvkm_fuse
246#define nouveau_mc nvkm_mc 246#define nouveau_mc nvkm_mc
247#define nouveau_mmu nvkm_mmu 247#define nouveau_mmu nvkm_mmu
248#define nouveau_dmaeng nvkm_dmaeng
249#define nouveau_dmaobj nvkm_dmaobj
250#define nouveau_disp nvkm_disp
248 251
249#endif 252#endif
diff --git a/drivers/gpu/drm/nouveau/include/nvkm/engine/disp.h b/drivers/gpu/drm/nouveau/include/nvkm/engine/disp.h
index 626508d8da40..a5e1ed81312f 100644
--- a/drivers/gpu/drm/nouveau/include/nvkm/engine/disp.h
+++ b/drivers/gpu/drm/nouveau/include/nvkm/engine/disp.h
@@ -1,13 +1,10 @@
1#ifndef __NOUVEAU_DISP_H__ 1#ifndef __NVKM_DISP_H__
2#define __NOUVEAU_DISP_H__ 2#define __NVKM_DISP_H__
3
4#include <core/object.h>
5#include <core/engine.h> 3#include <core/engine.h>
6#include <core/device.h>
7#include <core/event.h> 4#include <core/event.h>
8 5
9struct nouveau_disp { 6struct nvkm_disp {
10 struct nouveau_engine base; 7 struct nvkm_engine base;
11 8
12 struct list_head outp; 9 struct list_head outp;
13 10
@@ -15,22 +12,21 @@ struct nouveau_disp {
15 struct nvkm_event vblank; 12 struct nvkm_event vblank;
16}; 13};
17 14
18static inline struct nouveau_disp * 15static inline struct nvkm_disp *
19nouveau_disp(void *obj) 16nvkm_disp(void *obj)
20{ 17{
21 return (void *)nouveau_engine(obj, NVDEV_ENGINE_DISP); 18 return (void *)nvkm_engine(obj, NVDEV_ENGINE_DISP);
22} 19}
23 20
24extern struct nouveau_oclass *nv04_disp_oclass; 21extern struct nvkm_oclass *nv04_disp_oclass;
25extern struct nouveau_oclass *nv50_disp_oclass; 22extern struct nvkm_oclass *nv50_disp_oclass;
26extern struct nouveau_oclass *nv84_disp_oclass; 23extern struct nvkm_oclass *g84_disp_oclass;
27extern struct nouveau_oclass *nva0_disp_oclass; 24extern struct nvkm_oclass *gt200_disp_oclass;
28extern struct nouveau_oclass *nv94_disp_oclass; 25extern struct nvkm_oclass *g94_disp_oclass;
29extern struct nouveau_oclass *nva3_disp_oclass; 26extern struct nvkm_oclass *gt215_disp_oclass;
30extern struct nouveau_oclass *nvd0_disp_oclass; 27extern struct nvkm_oclass *gf110_disp_oclass;
31extern struct nouveau_oclass *nve0_disp_oclass; 28extern struct nvkm_oclass *gk104_disp_oclass;
32extern struct nouveau_oclass *nvf0_disp_oclass; 29extern struct nvkm_oclass *gk110_disp_oclass;
33extern struct nouveau_oclass *gm107_disp_oclass; 30extern struct nvkm_oclass *gm107_disp_oclass;
34extern struct nouveau_oclass *gm204_disp_oclass; 31extern struct nvkm_oclass *gm204_disp_oclass;
35
36#endif 32#endif