aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_drv.h
diff options
context:
space:
mode:
authorDaniel Vetter <daniel.vetter@ffwll.ch>2011-12-14 07:57:01 -0500
committerDaniel Vetter <daniel.vetter@ffwll.ch>2012-01-29 11:44:52 -0500
commitd27b1e0ec2a0a04770b2ebf70a2e01281ef93562 (patch)
treeae66516518d413021346f18a4907153ce5b56e84 /drivers/gpu/drm/i915/i915_drv.h
parent96154f2faba540281073243d61108d1705d19c6d (diff)
drm/i915: refactor ring error state capture to use arrays
The code already got unwieldy and we want to dump more per-ring registers. Only functional change is that we now also capture the video ring registers on ilk. v2: fixup a refactor fumble spotted by Chris Wilson. Reviewed-by: Eugeni Dodonov <eugeni.dodonov@intel.com> Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk> Signed-off-by: Ben Widawsky <ben@bwidawsk.net> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/i915_drv.h')
-rw-r--r--drivers/gpu/drm/i915/i915_drv.h20
1 files changed, 5 insertions, 15 deletions
diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_drv.h
index 1d10b8c26c98..766ef1c10ce5 100644
--- a/drivers/gpu/drm/i915/i915_drv.h
+++ b/drivers/gpu/drm/i915/i915_drv.h
@@ -152,25 +152,15 @@ struct drm_i915_error_state {
152 u32 eir; 152 u32 eir;
153 u32 pgtbl_er; 153 u32 pgtbl_er;
154 u32 pipestat[I915_MAX_PIPES]; 154 u32 pipestat[I915_MAX_PIPES];
155 u32 ipeir; 155 u32 ipeir[I915_NUM_RINGS];
156 u32 ipehr; 156 u32 ipehr[I915_NUM_RINGS];
157 u32 instdone; 157 u32 instdone[I915_NUM_RINGS];
158 u32 acthd; 158 u32 acthd[I915_NUM_RINGS];
159 u32 error; /* gen6+ */ 159 u32 error; /* gen6+ */
160 u32 bcs_acthd; /* gen6+ blt engine */
161 u32 bcs_ipehr;
162 u32 bcs_ipeir;
163 u32 bcs_instdone;
164 u32 bcs_seqno;
165 u32 vcs_acthd; /* gen6+ bsd engine */
166 u32 vcs_ipehr;
167 u32 vcs_ipeir;
168 u32 vcs_instdone;
169 u32 vcs_seqno;
170 u32 instpm; 160 u32 instpm;
171 u32 instps; 161 u32 instps;
172 u32 instdone1; 162 u32 instdone1;
173 u32 seqno; 163 u32 seqno[I915_NUM_RINGS];
174 u64 bbaddr; 164 u64 bbaddr;
175 u64 fence[I915_MAX_NUM_FENCES]; 165 u64 fence[I915_MAX_NUM_FENCES];
176 struct timeval time; 166 struct timeval time;