diff options
author | Greg Kroah-Hartman <gregkh@linuxfoundation.org> | 2013-05-26 21:40:19 -0400 |
---|---|---|
committer | Greg Kroah-Hartman <gregkh@linuxfoundation.org> | 2013-05-26 21:40:19 -0400 |
commit | f35c69b736e4f910d7447346980145212c283570 (patch) | |
tree | 824b90cd870e6de07bbba19d761c1c74cf1fb4a7 /drivers/clk/tegra/clk-tegra20.c | |
parent | cd4373984a5903276f52777a6003425e023eaa7e (diff) | |
parent | e4aa937ec75df0eea0bee03bffa3303ad36c986b (diff) |
Merge 3.10-rc3 into char-misc-next
We want the changes in here.
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'drivers/clk/tegra/clk-tegra20.c')
-rw-r--r-- | drivers/clk/tegra/clk-tegra20.c | 11 |
1 files changed, 8 insertions, 3 deletions
diff --git a/drivers/clk/tegra/clk-tegra20.c b/drivers/clk/tegra/clk-tegra20.c index 8292a00c3de9..075db0c99edb 100644 --- a/drivers/clk/tegra/clk-tegra20.c +++ b/drivers/clk/tegra/clk-tegra20.c | |||
@@ -872,6 +872,14 @@ static void __init tegra20_periph_clk_init(void) | |||
872 | struct clk *clk; | 872 | struct clk *clk; |
873 | int i; | 873 | int i; |
874 | 874 | ||
875 | /* ac97 */ | ||
876 | clk = tegra_clk_register_periph_gate("ac97", "pll_a_out0", | ||
877 | TEGRA_PERIPH_ON_APB, | ||
878 | clk_base, 0, 3, &periph_l_regs, | ||
879 | periph_clk_enb_refcnt); | ||
880 | clk_register_clkdev(clk, NULL, "tegra20-ac97"); | ||
881 | clks[ac97] = clk; | ||
882 | |||
875 | /* apbdma */ | 883 | /* apbdma */ |
876 | clk = tegra_clk_register_periph_gate("apbdma", "pclk", 0, clk_base, | 884 | clk = tegra_clk_register_periph_gate("apbdma", "pclk", 0, clk_base, |
877 | 0, 34, &periph_h_regs, | 885 | 0, 34, &periph_h_regs, |
@@ -1234,9 +1242,6 @@ static __initdata struct tegra_clk_init_table init_table[] = { | |||
1234 | {uartc, pll_p, 0, 0}, | 1242 | {uartc, pll_p, 0, 0}, |
1235 | {uartd, pll_p, 0, 0}, | 1243 | {uartd, pll_p, 0, 0}, |
1236 | {uarte, pll_p, 0, 0}, | 1244 | {uarte, pll_p, 0, 0}, |
1237 | {usbd, clk_max, 12000000, 0}, | ||
1238 | {usb2, clk_max, 12000000, 0}, | ||
1239 | {usb3, clk_max, 12000000, 0}, | ||
1240 | {pll_a, clk_max, 56448000, 1}, | 1245 | {pll_a, clk_max, 56448000, 1}, |
1241 | {pll_a_out0, clk_max, 11289600, 1}, | 1246 | {pll_a_out0, clk_max, 11289600, 1}, |
1242 | {cdev1, clk_max, 0, 1}, | 1247 | {cdev1, clk_max, 0, 1}, |