clk: rockchip: add new clock-type for the cpuclk

When changing the armclk on Rockchip SoCs it is supposed to be reparented
to an alternate parent before changing the underlying pll and back after
the change. Additionally there exist clocks that are very tightly bound to
the armclk whose divider values are set according to the armclk rate.

Add a special clock-type to handle all that. The rate table and divider
values will be supplied from the soc-specific clock controllers.

Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Reviewed-by: Doug Anderson <dianders@chromium.org>
On a rk3288-board:
Tested-by: Doug Anderson <dianders@chromium.org>

1 files changed, 21 insertions, 0 deletions

diff --git a/drivers/clk/rockchip/clk.c b/drivers/clk/rockchip/clk.c
index d9c6db2151ba..fd3b5ef87e29 100644
--- a/drivers/clk/rockchip/clk.c
+++ b/drivers/clk/rockchip/clk.c
@@ -297,6 +297,27 @@ void __init rockchip_clk_register_branches(
         }
 }
 
+void __init rockchip_clk_register_armclk(unsigned int lookup_id,
+                        const char *name, const char **parent_names,
+                        u8 num_parents,
+                        const struct rockchip_cpuclk_reg_data *reg_data,
+                        const struct rockchip_cpuclk_rate_table *rates,
+                        int nrates)
+{
+        struct clk *clk;
+
+        clk = rockchip_clk_register_cpuclk(name, parent_names, num_parents,
+                                           reg_data, rates, nrates, reg_base,
+                                           &clk_lock);
+        if (IS_ERR(clk)) {
+                pr_err("%s: failed to register clock %s: %ld\n",
+                       __func__, name, PTR_ERR(clk));
+                return;
+        }
+
+        rockchip_clk_add_lookup(clk, lookup_id);
+}
+
 void __init rockchip_clk_protect_critical(const char *clocks[], int nclocks)
 {
         int i;