aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/char/rio/selftest.h
diff options
context:
space:
mode:
authorAndrew Morton <akpm@osdl.org>2006-01-11 15:17:49 -0500
committerLinus Torvalds <torvalds@g5.osdl.org>2006-01-11 21:42:14 -0500
commit8d8706e2f86d28814c1b40a116ffdeca35e4c949 (patch)
tree146567d7a807feb37a5368fbb4a6ee76d9d7bc7e /drivers/char/rio/selftest.h
parenta9415644583ef344e02f84faf5fe24bfadb2af8e (diff)
[PATCH] lindent rio drivers
Run all rio files through indent -kr -i8 -bri0 -l255, as requested by Alan. rioboot.c and rioinit.c were skipped due to worrisome lindent warnings. Cc: Alan Cox <alan@lxorguk.ukuu.org.uk> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
Diffstat (limited to 'drivers/char/rio/selftest.h')
-rw-r--r--drivers/char/rio/selftest.h48
1 files changed, 24 insertions, 24 deletions
diff --git a/drivers/char/rio/selftest.h b/drivers/char/rio/selftest.h
index deae48722a21..7a3dba352323 100644
--- a/drivers/char/rio/selftest.h
+++ b/drivers/char/rio/selftest.h
@@ -38,36 +38,36 @@
38** selftest on a booting RTA. 38** selftest on a booting RTA.
39*/ 39*/
40typedef struct { 40typedef struct {
41 short magic; /* Identifies packet type */ 41 short magic; /* Identifies packet type */
42 int test; /* Test number, see below */ 42 int test; /* Test number, see below */
43 unsigned int result; /* Result value */ 43 unsigned int result; /* Result value */
44 unsigned int dataIn; 44 unsigned int dataIn;
45 unsigned int dataOut; 45 unsigned int dataOut;
46}selftestStruct; 46} selftestStruct;
47 47
48/* 48/*
49** The different tests are identified by the following data values. 49** The different tests are identified by the following data values.
50*/ 50*/
51enum test { 51enum test {
52 TESTS_COMPLETE = 0x00, 52 TESTS_COMPLETE = 0x00,
53 MEMTEST_ADDR = 0x01, 53 MEMTEST_ADDR = 0x01,
54 MEMTEST_BIT = 0x02, 54 MEMTEST_BIT = 0x02,
55 MEMTEST_FILL = 0x03, 55 MEMTEST_FILL = 0x03,
56 MEMTEST_DATABUS = 0x04, 56 MEMTEST_DATABUS = 0x04,
57 MEMTEST_ADDRBUS = 0x05, 57 MEMTEST_ADDRBUS = 0x05,
58 CD1400_INIT = 0x10, 58 CD1400_INIT = 0x10,
59 CD1400_LOOP = 0x11, 59 CD1400_LOOP = 0x11,
60 CD1400_INTERRUPT = 0x12 60 CD1400_INTERRUPT = 0x12
61}; 61};
62 62
63enum result { 63enum result {
64 E_PORT = 0x10, 64 E_PORT = 0x10,
65 E_TX = 0x11, 65 E_TX = 0x11,
66 E_RX = 0x12, 66 E_RX = 0x12,
67 E_EXCEPT = 0x13, 67 E_EXCEPT = 0x13,
68 E_COMPARE = 0x14, 68 E_COMPARE = 0x14,
69 E_MODEM = 0x15, 69 E_MODEM = 0x15,
70 E_TIMEOUT = 0x16, 70 E_TIMEOUT = 0x16,
71 E_INTERRUPT = 0x17 71 E_INTERRUPT = 0x17
72}; 72};
73#endif /* _selftests_h_ */ 73#endif /* _selftests_h_ */