aboutsummaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorLinus Walleij <linus.walleij@linaro.org>2014-10-08 09:26:52 -0400
committerLinus Walleij <linus.walleij@linaro.org>2014-10-22 07:49:07 -0400
commitc7eb3f4a1bf59ec10e54bcb74b4ce2150f2b5615 (patch)
tree39f618f558809036b5c1c9de5724153dacb27c04 /arch
parentf123a66cbdc47e31bcb11b59f935bed89343a8ed (diff)
ARM: realview: move DT GIC to FPGA node
This creates a node in the device tree to hold the FPGA devices as a "simple-bus" and moves the GIC found on the FPGA to this node, so it reflects the actual topology of the system. Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/boot/dts/arm-realview-pb1176.dts32
1 files changed, 20 insertions, 12 deletions
diff --git a/arch/arm/boot/dts/arm-realview-pb1176.dts b/arch/arm/boot/dts/arm-realview-pb1176.dts
index 3135939cd13f..f780adde2332 100644
--- a/arch/arm/boot/dts/arm-realview-pb1176.dts
+++ b/arch/arm/boot/dts/arm-realview-pb1176.dts
@@ -153,18 +153,6 @@
153 <0x10120000 0x100>; 153 <0x10120000 0x100>;
154 }; 154 };
155 155
156 /* This GIC on the board is cascaded off the DevChip GIC */
157 intc_pb1176: interrupt-controller@10040000 {
158 compatible = "arm,arm1176jzf-devchip-gic", "arm,arm11mp-gic";
159 #interrupt-cells = <3>;
160 #address-cells = <1>;
161 interrupt-controller;
162 reg = <0x10041000 0x1000>,
163 <0x10040000 0x100>;
164 interrupt-parent = <&intc_dc1176>;
165 interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
166 };
167
168 L2: l2-cache { 156 L2: l2-cache {
169 compatible = "arm,l220-cache"; 157 compatible = "arm,l220-cache";
170 reg = <0x10110000 0x1000>; 158 reg = <0x10110000 0x1000>;
@@ -244,4 +232,24 @@
244 clock-names = "uartclk", "apb_pclk"; 232 clock-names = "uartclk", "apb_pclk";
245 }; 233 };
246 }; 234 };
235
236 /* These peripherals are inside the FPGA rather than the DevChip */
237 fpga {
238 #address-cells = <1>;
239 #size-cells = <1>;
240 compatible = "simple-bus";
241 ranges;
242
243 /* This GIC on the board is cascaded off the DevChip GIC */
244 intc_fpga1176: interrupt-controller@10040000 {
245 compatible = "arm,arm1176jzf-devchip-gic", "arm,arm11mp-gic";
246 #interrupt-cells = <3>;
247 #address-cells = <1>;
248 interrupt-controller;
249 reg = <0x10041000 0x1000>,
250 <0x10040000 0x100>;
251 interrupt-parent = <&intc_dc1176>;
252 interrupts = <0 31 IRQ_TYPE_LEVEL_HIGH>;
253 };
254 };
247}; 255};