aboutsummaryrefslogtreecommitdiffstats
path: root/arch
diff options
context:
space:
mode:
authorAnton Vorontsov <avorontsov@ru.mvista.com>2009-08-18 19:28:10 -0400
committerKumar Gala <galak@kernel.crashing.org>2009-08-25 10:44:02 -0400
commita70e88bc78d220a506394058d48cedd1c491a256 (patch)
tree6212fab3825c1cfb0c5d48192d276d14d98e5419 /arch
parentec80fb2d89a0a93db46bdc968b6a849be5340531 (diff)
powerpc/82xx: Fix BCSR bits for MPC8272ADS boards
mpc8272_ads.c is using BCSR bits definitions from pq2ads.h, but according to User's Guide the bits are wrong for MPC8272ADS boards (I guess definitions from pq2ads should only be used for PQ2FADS boards). So, let's introduce our own definitions for MPC8272ADS, and don't include pq2ads.h. Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'arch')
-rw-r--r--arch/powerpc/platforms/82xx/mpc8272_ads.c8
1 files changed, 7 insertions, 1 deletions
diff --git a/arch/powerpc/platforms/82xx/mpc8272_ads.c b/arch/powerpc/platforms/82xx/mpc8272_ads.c
index 8054c685d323..67e2184f4243 100644
--- a/arch/powerpc/platforms/82xx/mpc8272_ads.c
+++ b/arch/powerpc/platforms/82xx/mpc8272_ads.c
@@ -29,7 +29,6 @@
29#include <sysdev/fsl_soc.h> 29#include <sysdev/fsl_soc.h>
30#include <sysdev/cpm2_pic.h> 30#include <sysdev/cpm2_pic.h>
31 31
32#include "pq2ads.h"
33#include "pq2.h" 32#include "pq2.h"
34 33
35static void __init mpc8272_ads_pic_init(void) 34static void __init mpc8272_ads_pic_init(void)
@@ -144,6 +143,13 @@ static void __init mpc8272_ads_setup_arch(void)
144 return; 143 return;
145 } 144 }
146 145
146#define BCSR1_FETHIEN 0x08000000
147#define BCSR1_FETH_RST 0x04000000
148#define BCSR1_RS232_EN1 0x02000000
149#define BCSR1_RS232_EN2 0x01000000
150#define BCSR3_FETHIEN2 0x10000000
151#define BCSR3_FETH2_RST 0x08000000
152
147 clrbits32(&bcsr[1], BCSR1_RS232_EN1 | BCSR1_RS232_EN2 | BCSR1_FETHIEN); 153 clrbits32(&bcsr[1], BCSR1_RS232_EN1 | BCSR1_RS232_EN2 | BCSR1_FETHIEN);
148 setbits32(&bcsr[1], BCSR1_FETH_RST); 154 setbits32(&bcsr[1], BCSR1_FETH_RST);
149 155