diff options
| author | Arthur Chunqi Li <yzt356@gmail.com> | 2013-09-16 04:11:44 -0400 |
|---|---|---|
| committer | Paolo Bonzini <pbonzini@redhat.com> | 2013-10-10 12:22:54 -0400 |
| commit | 7854cbca815562a49d50bbc6f31599312853d1f4 (patch) | |
| tree | 514f0a7a9e0bb345a371a4288d0ab2318cb4a7a3 /arch/x86/include | |
| parent | 8a3c1a33476f6bfebd07954e2277dbc88003bd37 (diff) | |
KVM: nVMX: Fully support nested VMX preemption timer
This patch contains the following two changes:
1. Fix the bug in nested preemption timer support. If vmexit L2->L0
with some reasons not emulated by L1, preemption timer value should
be save in such exits.
2. Add support of "Save VMX-preemption timer value" VM-Exit controls
to nVMX.
With this patch, nested VMX preemption timer features are fully
supported.
Signed-off-by: Arthur Chunqi Li <yzt356@gmail.com>
Reviewed-by: Gleb Natapov <gleb@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Diffstat (limited to 'arch/x86/include')
| -rw-r--r-- | arch/x86/include/uapi/asm/msr-index.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/x86/include/uapi/asm/msr-index.h b/arch/x86/include/uapi/asm/msr-index.h index bb0465090ae5..b93e09a0fa21 100644 --- a/arch/x86/include/uapi/asm/msr-index.h +++ b/arch/x86/include/uapi/asm/msr-index.h | |||
| @@ -536,6 +536,7 @@ | |||
| 536 | 536 | ||
| 537 | /* MSR_IA32_VMX_MISC bits */ | 537 | /* MSR_IA32_VMX_MISC bits */ |
| 538 | #define MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS (1ULL << 29) | 538 | #define MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS (1ULL << 29) |
| 539 | #define MSR_IA32_VMX_MISC_PREEMPTION_TIMER_SCALE 0x1F | ||
| 539 | /* AMD-V MSRs */ | 540 | /* AMD-V MSRs */ |
| 540 | 541 | ||
| 541 | #define MSR_VM_CR 0xc0010114 | 542 | #define MSR_VM_CR 0xc0010114 |