diff options
| author | David S. Miller <davem@sunset.davemloft.net> | 2006-02-03 00:55:10 -0500 |
|---|---|---|
| committer | David S. Miller <davem@sunset.davemloft.net> | 2006-03-20 04:11:35 -0500 |
| commit | ffe483d55229fadbaf4cc7316d47024a24ecd1a2 (patch) | |
| tree | 70bdb6c94d5b3512a7b2a3ff06979ac2e4e869bf /arch/sparc64/kernel/tsb.S | |
| parent | 92704a1c63c3b481870d02636d0b5a70c7e21cd1 (diff) | |
[SPARC64]: Add explicit register args to trap state loading macros.
This, as well as making the code cleaner, allows a simplification in
the TSB miss handling path.
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'arch/sparc64/kernel/tsb.S')
| -rw-r--r-- | arch/sparc64/kernel/tsb.S | 9 |
1 files changed, 1 insertions, 8 deletions
diff --git a/arch/sparc64/kernel/tsb.S b/arch/sparc64/kernel/tsb.S index ff6a79beb98d..28e38b168dda 100644 --- a/arch/sparc64/kernel/tsb.S +++ b/arch/sparc64/kernel/tsb.S | |||
| @@ -36,14 +36,7 @@ tsb_miss_itlb: | |||
| 36 | nop | 36 | nop |
| 37 | 37 | ||
| 38 | tsb_miss_page_table_walk: | 38 | tsb_miss_page_table_walk: |
| 39 | /* This clobbers %g1 and %g6, preserve them... */ | 39 | TRAP_LOAD_PGD_PHYS(%g7, %g5) |
| 40 | mov %g1, %g5 | ||
| 41 | mov %g6, %g2 | ||
| 42 | |||
| 43 | TRAP_LOAD_PGD_PHYS | ||
| 44 | |||
| 45 | mov %g2, %g6 | ||
| 46 | mov %g5, %g1 | ||
| 47 | 40 | ||
| 48 | USER_PGTABLE_WALK_TL1(%g4, %g7, %g5, %g2, tsb_do_fault) | 41 | USER_PGTABLE_WALK_TL1(%g4, %g7, %g5, %g2, tsb_do_fault) |
| 49 | 42 | ||