diff options
| author | Takashi Iwai <tiwai@suse.de> | 2012-10-25 15:20:36 -0400 |
|---|---|---|
| committer | Takashi Iwai <tiwai@suse.de> | 2012-10-25 15:20:36 -0400 |
| commit | c64064ce9376a404e0888ca4a2985c8a4c16cec3 (patch) | |
| tree | f34d3b84ca970fdb381dad9a195c1367ce5d10f4 /arch/sh/include/uapi/asm/cpu-features.h | |
| parent | 21b3de881b38a84002c07b1b4bfb91892644e83f (diff) | |
| parent | 456ba5a7802e58eccb5aa9751b3ab515ef99b9ca (diff) | |
Merge tag 'asoc-3.7' of git://git.kernel.org/pub/scm/linux/kernel/git/broonie/sound into for-linus
ASoC: Fixes for v3.7
A couple of driver fixes, one that improves the interoperability of
WM8994 with controllers that are sensitive to extra BCLK cycles and some
build break fixes for ux500.
Diffstat (limited to 'arch/sh/include/uapi/asm/cpu-features.h')
| -rw-r--r-- | arch/sh/include/uapi/asm/cpu-features.h | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/arch/sh/include/uapi/asm/cpu-features.h b/arch/sh/include/uapi/asm/cpu-features.h new file mode 100644 index 000000000000..694abe490edb --- /dev/null +++ b/arch/sh/include/uapi/asm/cpu-features.h | |||
| @@ -0,0 +1,26 @@ | |||
| 1 | #ifndef __ASM_SH_CPU_FEATURES_H | ||
| 2 | #define __ASM_SH_CPU_FEATURES_H | ||
| 3 | |||
| 4 | /* | ||
| 5 | * Processor flags | ||
| 6 | * | ||
| 7 | * Note: When adding a new flag, keep cpu_flags[] in | ||
| 8 | * arch/sh/kernel/setup.c in sync so symbolic name | ||
| 9 | * mapping of the processor flags has a chance of being | ||
| 10 | * reasonably accurate. | ||
| 11 | * | ||
| 12 | * These flags are also available through the ELF | ||
| 13 | * auxiliary vector as AT_HWCAP. | ||
| 14 | */ | ||
| 15 | #define CPU_HAS_FPU 0x0001 /* Hardware FPU support */ | ||
| 16 | #define CPU_HAS_P2_FLUSH_BUG 0x0002 /* Need to flush the cache in P2 area */ | ||
| 17 | #define CPU_HAS_MMU_PAGE_ASSOC 0x0004 /* SH3: TLB way selection bit support */ | ||
| 18 | #define CPU_HAS_DSP 0x0008 /* SH-DSP: DSP support */ | ||
| 19 | #define CPU_HAS_PERF_COUNTER 0x0010 /* Hardware performance counters */ | ||
| 20 | #define CPU_HAS_PTEA 0x0020 /* PTEA register */ | ||
| 21 | #define CPU_HAS_LLSC 0x0040 /* movli.l/movco.l */ | ||
| 22 | #define CPU_HAS_L2_CACHE 0x0080 /* Secondary cache / URAM */ | ||
| 23 | #define CPU_HAS_OP32 0x0100 /* 32-bit instruction support */ | ||
| 24 | #define CPU_HAS_PTEAEX 0x0200 /* PTE ASID Extension support */ | ||
| 25 | |||
| 26 | #endif /* __ASM_SH_CPU_FEATURES_H */ | ||
