aboutsummaryrefslogtreecommitdiffstats
path: root/arch/powerpc
diff options
context:
space:
mode:
authorKumar Gala <galak@kernel.crashing.org>2011-06-27 08:53:24 -0400
committerKumar Gala <galak@kernel.crashing.org>2011-07-07 10:33:50 -0400
commite5aae727c0014107c647c4148fa21c4f11e97307 (patch)
tree2d08042b455ce1a4f6f797ba4ccb53f35f54967e /arch/powerpc
parentaf9719c3062dfe216a0c3de3fa52be6d22b4456c (diff)
powerpc/85xx: Add P3041 SoC device tree include stub
Split out common (non-board specific) parts of the SoC related device tree into a stub so multiple board dts files can include it and we can reduce duplication and maintenance effort. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'arch/powerpc')
-rw-r--r--arch/powerpc/boot/dts/p3041ds.dts579
-rw-r--r--arch/powerpc/boot/dts/p3041si.dtsi660
2 files changed, 661 insertions, 578 deletions
diff --git a/arch/powerpc/boot/dts/p3041ds.dts b/arch/powerpc/boot/dts/p3041ds.dts
index c2a1e3a6ae04..69cae674f396 100644
--- a/arch/powerpc/boot/dts/p3041ds.dts
+++ b/arch/powerpc/boot/dts/p3041ds.dts
@@ -32,7 +32,7 @@
32 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 32 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 */ 33 */
34 34
35/dts-v1/; 35/include/ "p3041si.dtsi"
36 36
37/ { 37/ {
38 model = "fsl,P3041DS"; 38 model = "fsl,P3041DS";
@@ -41,300 +41,12 @@
41 #size-cells = <2>; 41 #size-cells = <2>;
42 interrupt-parent = <&mpic>; 42 interrupt-parent = <&mpic>;
43 43
44 aliases {
45 ccsr = &soc;
46
47 serial0 = &serial0;
48 serial1 = &serial1;
49 serial2 = &serial2;
50 serial3 = &serial3;
51 pci0 = &pci0;
52 pci1 = &pci1;
53 pci2 = &pci2;
54 pci3 = &pci3;
55 usb0 = &usb0;
56 usb1 = &usb1;
57 dma0 = &dma0;
58 dma1 = &dma1;
59 sdhc = &sdhc;
60 msi0 = &msi0;
61 msi1 = &msi1;
62 msi2 = &msi2;
63
64 crypto = &crypto;
65 sec_jr0 = &sec_jr0;
66 sec_jr1 = &sec_jr1;
67 sec_jr2 = &sec_jr2;
68 sec_jr3 = &sec_jr3;
69 rtic_a = &rtic_a;
70 rtic_b = &rtic_b;
71 rtic_c = &rtic_c;
72 rtic_d = &rtic_d;
73 sec_mon = &sec_mon;
74 };
75
76 cpus {
77 #address-cells = <1>;
78 #size-cells = <0>;
79
80 cpu0: PowerPC,e500mc@0 {
81 device_type = "cpu";
82 reg = <0>;
83 next-level-cache = <&L2_0>;
84 L2_0: l2-cache {
85 next-level-cache = <&cpc>;
86 };
87 };
88 cpu1: PowerPC,e500mc@1 {
89 device_type = "cpu";
90 reg = <1>;
91 next-level-cache = <&L2_1>;
92 L2_1: l2-cache {
93 next-level-cache = <&cpc>;
94 };
95 };
96 cpu2: PowerPC,e500mc@2 {
97 device_type = "cpu";
98 reg = <2>;
99 next-level-cache = <&L2_2>;
100 L2_2: l2-cache {
101 next-level-cache = <&cpc>;
102 };
103 };
104 cpu3: PowerPC,e500mc@3 {
105 device_type = "cpu";
106 reg = <3>;
107 next-level-cache = <&L2_3>;
108 L2_3: l2-cache {
109 next-level-cache = <&cpc>;
110 };
111 };
112 };
113
114 memory { 44 memory {
115 device_type = "memory"; 45 device_type = "memory";
116 }; 46 };
117 47
118 soc: soc@ffe000000 { 48 soc: soc@ffe000000 {
119 #address-cells = <1>;
120 #size-cells = <1>;
121 device_type = "soc";
122 compatible = "simple-bus";
123 ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
124 reg = <0xf 0xfe000000 0 0x00001000>;
125
126 soc-sram-error {
127 compatible = "fsl,soc-sram-error";
128 interrupts = <16 2 1 29>;
129 };
130
131 corenet-law@0 {
132 compatible = "fsl,corenet-law";
133 reg = <0x0 0x1000>;
134 fsl,num-laws = <32>;
135 };
136
137 memory-controller@8000 {
138 compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
139 reg = <0x8000 0x1000>;
140 interrupts = <16 2 1 23>;
141 };
142
143 cpc: l3-cache-controller@10000 {
144 compatible = "fsl,p3041-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
145 reg = <0x10000 0x1000>;
146 interrupts = <16 2 1 27>;
147 };
148
149 corenet-cf@18000 {
150 compatible = "fsl,corenet-cf";
151 reg = <0x18000 0x1000>;
152 interrupts = <16 2 1 31>;
153 fsl,ccf-num-csdids = <32>;
154 fsl,ccf-num-snoopids = <32>;
155 };
156
157 iommu@20000 {
158 compatible = "fsl,pamu-v1.0", "fsl,pamu";
159 reg = <0x20000 0x4000>;
160 interrupts = <
161 24 2 0 0
162 16 2 1 30>;
163 };
164
165 mpic: pic@40000 {
166 clock-frequency = <0>;
167 interrupt-controller;
168 #address-cells = <0>;
169 #interrupt-cells = <4>;
170 reg = <0x40000 0x40000>;
171 compatible = "fsl,mpic", "chrp,open-pic";
172 device_type = "open-pic";
173 };
174
175 msi0: msi@41600 {
176 compatible = "fsl,mpic-msi";
177 reg = <0x41600 0x200>;
178 msi-available-ranges = <0 0x100>;
179 interrupts = <
180 0xe0 0 0 0
181 0xe1 0 0 0
182 0xe2 0 0 0
183 0xe3 0 0 0
184 0xe4 0 0 0
185 0xe5 0 0 0
186 0xe6 0 0 0
187 0xe7 0 0 0>;
188 };
189
190 msi1: msi@41800 {
191 compatible = "fsl,mpic-msi";
192 reg = <0x41800 0x200>;
193 msi-available-ranges = <0 0x100>;
194 interrupts = <
195 0xe8 0 0 0
196 0xe9 0 0 0
197 0xea 0 0 0
198 0xeb 0 0 0
199 0xec 0 0 0
200 0xed 0 0 0
201 0xee 0 0 0
202 0xef 0 0 0>;
203 };
204
205 msi2: msi@41a00 {
206 compatible = "fsl,mpic-msi";
207 reg = <0x41a00 0x200>;
208 msi-available-ranges = <0 0x100>;
209 interrupts = <
210 0xf0 0 0 0
211 0xf1 0 0 0
212 0xf2 0 0 0
213 0xf3 0 0 0
214 0xf4 0 0 0
215 0xf5 0 0 0
216 0xf6 0 0 0
217 0xf7 0 0 0>;
218 };
219
220 guts: global-utilities@e0000 {
221 compatible = "fsl,qoriq-device-config-1.0";
222 reg = <0xe0000 0xe00>;
223 fsl,has-rstcr;
224 #sleep-cells = <1>;
225 fsl,liodn-bits = <12>;
226 };
227
228 pins: global-utilities@e0e00 {
229 compatible = "fsl,qoriq-pin-control-1.0";
230 reg = <0xe0e00 0x200>;
231 #sleep-cells = <2>;
232 };
233
234 clockgen: global-utilities@e1000 {
235 compatible = "fsl,p3041-clockgen", "fsl,qoriq-clockgen-1.0";
236 reg = <0xe1000 0x1000>;
237 clock-frequency = <0>;
238 };
239
240 rcpm: global-utilities@e2000 {
241 compatible = "fsl,qoriq-rcpm-1.0";
242 reg = <0xe2000 0x1000>;
243 #sleep-cells = <1>;
244 };
245
246 sfp: sfp@e8000 {
247 compatible = "fsl,p3041-sfp", "fsl,qoriq-sfp-1.0";
248 reg = <0xe8000 0x1000>;
249 };
250
251 serdes: serdes@ea000 {
252 compatible = "fsl,p3041-serdes";
253 reg = <0xea000 0x1000>;
254 };
255
256 dma0: dma@100300 {
257 #address-cells = <1>;
258 #size-cells = <1>;
259 compatible = "fsl,p3041-dma", "fsl,eloplus-dma";
260 reg = <0x100300 0x4>;
261 ranges = <0x0 0x100100 0x200>;
262 cell-index = <0>;
263 dma-channel@0 {
264 compatible = "fsl,p3041-dma-channel",
265 "fsl,eloplus-dma-channel";
266 reg = <0x0 0x80>;
267 cell-index = <0>;
268 interrupts = <28 2 0 0>;
269 };
270 dma-channel@80 {
271 compatible = "fsl,p3041-dma-channel",
272 "fsl,eloplus-dma-channel";
273 reg = <0x80 0x80>;
274 cell-index = <1>;
275 interrupts = <29 2 0 0>;
276 };
277 dma-channel@100 {
278 compatible = "fsl,p3041-dma-channel",
279 "fsl,eloplus-dma-channel";
280 reg = <0x100 0x80>;
281 cell-index = <2>;
282 interrupts = <30 2 0 0>;
283 };
284 dma-channel@180 {
285 compatible = "fsl,p3041-dma-channel",
286 "fsl,eloplus-dma-channel";
287 reg = <0x180 0x80>;
288 cell-index = <3>;
289 interrupts = <31 2 0 0>;
290 };
291 };
292
293 dma1: dma@101300 {
294 #address-cells = <1>;
295 #size-cells = <1>;
296 compatible = "fsl,p3041-dma", "fsl,eloplus-dma";
297 reg = <0x101300 0x4>;
298 ranges = <0x0 0x101100 0x200>;
299 cell-index = <1>;
300 dma-channel@0 {
301 compatible = "fsl,p3041-dma-channel",
302 "fsl,eloplus-dma-channel";
303 reg = <0x0 0x80>;
304 cell-index = <0>;
305 interrupts = <32 2 0 0>;
306 };
307 dma-channel@80 {
308 compatible = "fsl,p3041-dma-channel",
309 "fsl,eloplus-dma-channel";
310 reg = <0x80 0x80>;
311 cell-index = <1>;
312 interrupts = <33 2 0 0>;
313 };
314 dma-channel@100 {
315 compatible = "fsl,p3041-dma-channel",
316 "fsl,eloplus-dma-channel";
317 reg = <0x100 0x80>;
318 cell-index = <2>;
319 interrupts = <34 2 0 0>;
320 };
321 dma-channel@180 {
322 compatible = "fsl,p3041-dma-channel",
323 "fsl,eloplus-dma-channel";
324 reg = <0x180 0x80>;
325 cell-index = <3>;
326 interrupts = <35 2 0 0>;
327 };
328 };
329
330 spi@110000 { 49 spi@110000 {
331 #address-cells = <1>;
332 #size-cells = <0>;
333 compatible = "fsl,p3041-espi", "fsl,mpc8536-espi";
334 reg = <0x110000 0x1000>;
335 interrupts = <53 0x2 0 0>;
336 fsl,espi-num-chipselects = <4>;
337
338 flash@0 { 50 flash@0 {
339 #address-cells = <1>; 51 #address-cells = <1>;
340 #size-cells = <1>; 52 #size-cells = <1>;
@@ -363,32 +75,7 @@
363 }; 75 };
364 }; 76 };
365 77
366 sdhc: sdhc@114000 {
367 compatible = "fsl,p3041-esdhc", "fsl,esdhc";
368 reg = <0x114000 0x1000>;
369 interrupts = <48 2 0 0>;
370 sdhci,auto-cmd12;
371 clock-frequency = <0>;
372 };
373
374 i2c@118000 {
375 #address-cells = <1>;
376 #size-cells = <0>;
377 cell-index = <0>;
378 compatible = "fsl-i2c";
379 reg = <0x118000 0x100>;
380 interrupts = <38 2 0 0>;
381 dfsrr;
382 };
383
384 i2c@118100 { 78 i2c@118100 {
385 #address-cells = <1>;
386 #size-cells = <0>;
387 cell-index = <1>;
388 compatible = "fsl-i2c";
389 reg = <0x118100 0x100>;
390 interrupts = <38 2 0 0>;
391 dfsrr;
392 eeprom@51 { 79 eeprom@51 {
393 compatible = "at24,24c256"; 80 compatible = "at24,24c256";
394 reg = <0x51>; 81 reg = <0x51>;
@@ -399,193 +86,17 @@
399 }; 86 };
400 }; 87 };
401 88
402 i2c@119000 {
403 #address-cells = <1>;
404 #size-cells = <0>;
405 cell-index = <2>;
406 compatible = "fsl-i2c";
407 reg = <0x119000 0x100>;
408 interrupts = <39 2 0 0>;
409 dfsrr;
410 };
411
412 i2c@119100 { 89 i2c@119100 {
413 #address-cells = <1>;
414 #size-cells = <0>;
415 cell-index = <3>;
416 compatible = "fsl-i2c";
417 reg = <0x119100 0x100>;
418 interrupts = <39 2 0 0>;
419 dfsrr;
420 rtc@68 { 90 rtc@68 {
421 compatible = "dallas,ds3232"; 91 compatible = "dallas,ds3232";
422 reg = <0x68>; 92 reg = <0x68>;
423 interrupts = <0x1 0x1 0 0>; 93 interrupts = <0x1 0x1 0 0>;
424 }; 94 };
425 }; 95 };
426
427 serial0: serial@11c500 {
428 cell-index = <0>;
429 device_type = "serial";
430 compatible = "ns16550";
431 reg = <0x11c500 0x100>;
432 clock-frequency = <0>;
433 interrupts = <36 2 0 0>;
434 };
435
436 serial1: serial@11c600 {
437 cell-index = <1>;
438 device_type = "serial";
439 compatible = "ns16550";
440 reg = <0x11c600 0x100>;
441 clock-frequency = <0>;
442 interrupts = <36 2 0 0>;
443 };
444
445 serial2: serial@11d500 {
446 cell-index = <2>;
447 device_type = "serial";
448 compatible = "ns16550";
449 reg = <0x11d500 0x100>;
450 clock-frequency = <0>;
451 interrupts = <37 2 0 0>;
452 };
453
454 serial3: serial@11d600 {
455 cell-index = <3>;
456 device_type = "serial";
457 compatible = "ns16550";
458 reg = <0x11d600 0x100>;
459 clock-frequency = <0>;
460 interrupts = <37 2 0 0>;
461 };
462
463 gpio0: gpio@130000 {
464 compatible = "fsl,p3041-gpio", "fsl,qoriq-gpio";
465 reg = <0x130000 0x1000>;
466 interrupts = <55 2 0 0>;
467 #gpio-cells = <2>;
468 gpio-controller;
469 };
470
471 usb0: usb@210000 {
472 compatible = "fsl,p3041-usb2-mph",
473 "fsl,mpc85xx-usb2-mph", "fsl-usb2-mph";
474 reg = <0x210000 0x1000>;
475 #address-cells = <1>;
476 #size-cells = <0>;
477 interrupts = <44 0x2 0 0>;
478 phy_type = "utmi";
479 port0;
480 };
481
482 usb1: usb@211000 {
483 compatible = "fsl,p3041-usb2-dr",
484 "fsl,mpc85xx-usb2-dr", "fsl-usb2-dr";
485 reg = <0x211000 0x1000>;
486 #address-cells = <1>;
487 #size-cells = <0>;
488 interrupts = <45 0x2 0 0>;
489 dr_mode = "host";
490 phy_type = "utmi";
491 };
492
493 sata@220000 {
494 compatible = "fsl,p3041-sata", "fsl,pq-sata-v2";
495 reg = <0x220000 0x1000>;
496 interrupts = <68 0x2 0 0>;
497 };
498
499 sata@221000 {
500 compatible = "fsl,p3041-sata", "fsl,pq-sata-v2";
501 reg = <0x221000 0x1000>;
502 interrupts = <69 0x2 0 0>;
503 };
504
505 crypto: crypto@300000 {
506 compatible = "fsl,sec-v4.2", "fsl,sec-v4.0";
507 #address-cells = <1>;
508 #size-cells = <1>;
509 reg = <0x300000 0x10000>;
510 ranges = <0 0x300000 0x10000>;
511 interrupts = <92 2 0 0>;
512
513 sec_jr0: jr@1000 {
514 compatible = "fsl,sec-v4.2-job-ring",
515 "fsl,sec-v4.0-job-ring";
516 reg = <0x1000 0x1000>;
517 interrupts = <88 2 0 0>;
518 };
519
520 sec_jr1: jr@2000 {
521 compatible = "fsl,sec-v4.2-job-ring",
522 "fsl,sec-v4.0-job-ring";
523 reg = <0x2000 0x1000>;
524 interrupts = <89 2 0 0>;
525 };
526
527 sec_jr2: jr@3000 {
528 compatible = "fsl,sec-v4.2-job-ring",
529 "fsl,sec-v4.0-job-ring";
530 reg = <0x3000 0x1000>;
531 interrupts = <90 2 0 0>;
532 };
533
534 sec_jr3: jr@4000 {
535 compatible = "fsl,sec-v4.2-job-ring",
536 "fsl,sec-v4.0-job-ring";
537 reg = <0x4000 0x1000>;
538 interrupts = <91 2 0 0>;
539 };
540
541 rtic@6000 {
542 compatible = "fsl,sec-v4.2-rtic",
543 "fsl,sec-v4.0-rtic";
544 #address-cells = <1>;
545 #size-cells = <1>;
546 reg = <0x6000 0x100>;
547 ranges = <0x0 0x6100 0xe00>;
548
549 rtic_a: rtic-a@0 {
550 compatible = "fsl,sec-v4.2-rtic-memory",
551 "fsl,sec-v4.0-rtic-memory";
552 reg = <0x00 0x20 0x100 0x80>;
553 };
554
555 rtic_b: rtic-b@20 {
556 compatible = "fsl,sec-v4.2-rtic-memory",
557 "fsl,sec-v4.0-rtic-memory";
558 reg = <0x20 0x20 0x200 0x80>;
559 };
560
561 rtic_c: rtic-c@40 {
562 compatible = "fsl,sec-v4.2-rtic-memory",
563 "fsl,sec-v4.0-rtic-memory";
564 reg = <0x40 0x20 0x300 0x80>;
565 };
566
567 rtic_d: rtic-d@60 {
568 compatible = "fsl,sec-v4.2-rtic-memory",
569 "fsl,sec-v4.0-rtic-memory";
570 reg = <0x60 0x20 0x500 0x80>;
571 };
572 };
573 };
574
575 sec_mon: sec_mon@314000 {
576 compatible = "fsl,sec-v4.2-mon", "fsl,sec-v4.0-mon";
577 reg = <0x314000 0x1000>;
578 interrupts = <93 2 0 0>;
579 };
580 }; 96 };
581 97
582 localbus@ffe124000 { 98 localbus@ffe124000 {
583 compatible = "fsl,p3041-elbc", "fsl,elbc", "simple-bus";
584 reg = <0xf 0xfe124000 0 0x1000>; 99 reg = <0xf 0xfe124000 0 0x1000>;
585 interrupts = <25 2 0 0>;
586 #address-cells = <2>;
587 #size-cells = <1>;
588
589 ranges = <0 0 0xf 0xe8000000 0x08000000 100 ranges = <0 0 0xf 0xe8000000 0x08000000
590 2 0 0xf 0xffa00000 0x00040000 101 2 0 0xf 0xffa00000 0x00040000
591 3 0 0xf 0xffdf0000 0x00008000>; 102 3 0 0xf 0xffdf0000 0x00008000>;
@@ -642,32 +153,10 @@
642 }; 153 };
643 154
644 pci0: pcie@ffe200000 { 155 pci0: pcie@ffe200000 {
645 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
646 device_type = "pci";
647 #size-cells = <2>;
648 #address-cells = <3>;
649 reg = <0xf 0xfe200000 0 0x1000>; 156 reg = <0xf 0xfe200000 0 0x1000>;
650 bus-range = <0x0 0xff>;
651 ranges = <0x02000000 0 0xe0000000 0xc 0x00000000 0x0 0x20000000 157 ranges = <0x02000000 0 0xe0000000 0xc 0x00000000 0x0 0x20000000
652 0x01000000 0 0x00000000 0xf 0xf8000000 0x0 0x00010000>; 158 0x01000000 0 0x00000000 0xf 0xf8000000 0x0 0x00010000>;
653 clock-frequency = <0x1fca055>;
654 fsl,msi = <&msi0>;
655 interrupts = <16 2 1 15>;
656 pcie@0 { 159 pcie@0 {
657 reg = <0 0 0 0 0>;
658 #interrupt-cells = <1>;
659 #size-cells = <2>;
660 #address-cells = <3>;
661 device_type = "pci";
662 interrupts = <16 2 1 15>;
663 interrupt-map-mask = <0xf800 0 0 7>;
664 interrupt-map = <
665 /* IDSEL 0x0 */
666 0000 0 0 1 &mpic 40 1 0 0
667 0000 0 0 2 &mpic 1 1 0 0
668 0000 0 0 3 &mpic 2 1 0 0
669 0000 0 0 4 &mpic 3 1 0 0
670 >;
671 ranges = <0x02000000 0 0xe0000000 160 ranges = <0x02000000 0 0xe0000000
672 0x02000000 0 0xe0000000 161 0x02000000 0 0xe0000000
673 0 0x20000000 162 0 0x20000000
@@ -679,32 +168,10 @@
679 }; 168 };
680 169
681 pci1: pcie@ffe201000 { 170 pci1: pcie@ffe201000 {
682 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
683 device_type = "pci";
684 #size-cells = <2>;
685 #address-cells = <3>;
686 reg = <0xf 0xfe201000 0 0x1000>; 171 reg = <0xf 0xfe201000 0 0x1000>;
687 bus-range = <0 0xff>;
688 ranges = <0x02000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000 172 ranges = <0x02000000 0x0 0xe0000000 0xc 0x20000000 0x0 0x20000000
689 0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000>; 173 0x01000000 0x0 0x00000000 0xf 0xf8010000 0x0 0x00010000>;
690 clock-frequency = <0x1fca055>;
691 fsl,msi = <&msi1>;
692 interrupts = <16 2 1 14>;
693 pcie@0 { 174 pcie@0 {
694 reg = <0 0 0 0 0>;
695 #interrupt-cells = <1>;
696 #size-cells = <2>;
697 #address-cells = <3>;
698 device_type = "pci";
699 interrupts = <16 2 1 14>;
700 interrupt-map-mask = <0xf800 0 0 7>;
701 interrupt-map = <
702 /* IDSEL 0x0 */
703 0000 0 0 1 &mpic 41 1 0 0
704 0000 0 0 2 &mpic 5 1 0 0
705 0000 0 0 3 &mpic 6 1 0 0
706 0000 0 0 4 &mpic 7 1 0 0
707 >;
708 ranges = <0x02000000 0 0xe0000000 175 ranges = <0x02000000 0 0xe0000000
709 0x02000000 0 0xe0000000 176 0x02000000 0 0xe0000000
710 0 0x20000000 177 0 0x20000000
@@ -716,32 +183,10 @@
716 }; 183 };
717 184
718 pci2: pcie@ffe202000 { 185 pci2: pcie@ffe202000 {
719 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
720 device_type = "pci";
721 #size-cells = <2>;
722 #address-cells = <3>;
723 reg = <0xf 0xfe202000 0 0x1000>; 186 reg = <0xf 0xfe202000 0 0x1000>;
724 bus-range = <0x0 0xff>;
725 ranges = <0x02000000 0 0xe0000000 0xc 0x40000000 0 0x20000000 187 ranges = <0x02000000 0 0xe0000000 0xc 0x40000000 0 0x20000000
726 0x01000000 0 0x00000000 0xf 0xf8020000 0 0x00010000>; 188 0x01000000 0 0x00000000 0xf 0xf8020000 0 0x00010000>;
727 clock-frequency = <0x1fca055>;
728 fsl,msi = <&msi2>;
729 interrupts = <16 2 1 13>;
730 pcie@0 { 189 pcie@0 {
731 reg = <0 0 0 0 0>;
732 #interrupt-cells = <1>;
733 #size-cells = <2>;
734 #address-cells = <3>;
735 device_type = "pci";
736 interrupts = <16 2 1 13>;
737 interrupt-map-mask = <0xf800 0 0 7>;
738 interrupt-map = <
739 /* IDSEL 0x0 */
740 0000 0 0 1 &mpic 42 1 0 0
741 0000 0 0 2 &mpic 9 1 0 0
742 0000 0 0 3 &mpic 10 1 0 0
743 0000 0 0 4 &mpic 11 1 0 0
744 >;
745 ranges = <0x02000000 0 0xe0000000 190 ranges = <0x02000000 0 0xe0000000
746 0x02000000 0 0xe0000000 191 0x02000000 0 0xe0000000
747 0 0x20000000 192 0 0x20000000
@@ -753,32 +198,10 @@
753 }; 198 };
754 199
755 pci3: pcie@ffe203000 { 200 pci3: pcie@ffe203000 {
756 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
757 device_type = "pci";
758 #size-cells = <2>;
759 #address-cells = <3>;
760 reg = <0xf 0xfe203000 0 0x1000>; 201 reg = <0xf 0xfe203000 0 0x1000>;
761 bus-range = <0x0 0xff>;
762 ranges = <0x02000000 0 0xe0000000 0xc 0x60000000 0 0x20000000 202 ranges = <0x02000000 0 0xe0000000 0xc 0x60000000 0 0x20000000
763 0x01000000 0 0x00000000 0xf 0xf8030000 0 0x00010000>; 203 0x01000000 0 0x00000000 0xf 0xf8030000 0 0x00010000>;
764 clock-frequency = <0x1fca055>;
765 fsl,msi = <&msi2>;
766 interrupts = <16 2 1 12>;
767 pcie@0 { 204 pcie@0 {
768 reg = <0 0 0 0 0>;
769 #interrupt-cells = <1>;
770 #size-cells = <2>;
771 #address-cells = <3>;
772 device_type = "pci";
773 interrupts = <16 2 1 12>;
774 interrupt-map-mask = <0xf800 0 0 7>;
775 interrupt-map = <
776 /* IDSEL 0x0 */
777 0000 0 0 1 &mpic 43 1 0 0
778 0000 0 0 2 &mpic 0 1 0 0
779 0000 0 0 3 &mpic 4 1 0 0
780 0000 0 0 4 &mpic 8 1 0 0
781 >;
782 ranges = <0x02000000 0 0xe0000000 205 ranges = <0x02000000 0 0xe0000000
783 0x02000000 0 0xe0000000 206 0x02000000 0 0xe0000000
784 0 0x20000000 207 0 0x20000000
diff --git a/arch/powerpc/boot/dts/p3041si.dtsi b/arch/powerpc/boot/dts/p3041si.dtsi
new file mode 100644
index 000000000000..8b695801f505
--- /dev/null
+++ b/arch/powerpc/boot/dts/p3041si.dtsi
@@ -0,0 +1,660 @@
1/*
2 * P3041 Silicon Device Tree Source
3 *
4 * Copyright 2010-2011 Freescale Semiconductor Inc.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are met:
8 * * Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * * Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * * Neither the name of Freescale Semiconductor nor the
14 * names of its contributors may be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 *
18 * ALTERNATIVELY, this software may be distributed under the terms of the
19 * GNU General Public License ("GPL") as published by the Free Software
20 * Foundation, either version 2 of that License or (at your option) any
21 * later version.
22 *
23 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
24 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
25 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
26 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
27 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
28 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
29 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
30 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
31 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
32 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 */
34
35/dts-v1/;
36
37/ {
38 compatible = "fsl,P3041";
39 #address-cells = <2>;
40 #size-cells = <2>;
41 interrupt-parent = <&mpic>;
42
43 aliases {
44 ccsr = &soc;
45
46 serial0 = &serial0;
47 serial1 = &serial1;
48 serial2 = &serial2;
49 serial3 = &serial3;
50 pci0 = &pci0;
51 pci1 = &pci1;
52 pci2 = &pci2;
53 pci3 = &pci3;
54 usb0 = &usb0;
55 usb1 = &usb1;
56 dma0 = &dma0;
57 dma1 = &dma1;
58 sdhc = &sdhc;
59 msi0 = &msi0;
60 msi1 = &msi1;
61 msi2 = &msi2;
62
63 crypto = &crypto;
64 sec_jr0 = &sec_jr0;
65 sec_jr1 = &sec_jr1;
66 sec_jr2 = &sec_jr2;
67 sec_jr3 = &sec_jr3;
68 rtic_a = &rtic_a;
69 rtic_b = &rtic_b;
70 rtic_c = &rtic_c;
71 rtic_d = &rtic_d;
72 sec_mon = &sec_mon;
73
74/*
75 rio0 = &rapidio0;
76 */
77 };
78
79 cpus {
80 #address-cells = <1>;
81 #size-cells = <0>;
82
83 cpu0: PowerPC,e500mc@0 {
84 device_type = "cpu";
85 reg = <0>;
86 next-level-cache = <&L2_0>;
87 L2_0: l2-cache {
88 next-level-cache = <&cpc>;
89 };
90 };
91 cpu1: PowerPC,e500mc@1 {
92 device_type = "cpu";
93 reg = <1>;
94 next-level-cache = <&L2_1>;
95 L2_1: l2-cache {
96 next-level-cache = <&cpc>;
97 };
98 };
99 cpu2: PowerPC,e500mc@2 {
100 device_type = "cpu";
101 reg = <2>;
102 next-level-cache = <&L2_2>;
103 L2_2: l2-cache {
104 next-level-cache = <&cpc>;
105 };
106 };
107 cpu3: PowerPC,e500mc@3 {
108 device_type = "cpu";
109 reg = <3>;
110 next-level-cache = <&L2_3>;
111 L2_3: l2-cache {
112 next-level-cache = <&cpc>;
113 };
114 };
115 };
116
117 soc: soc@ffe000000 {
118 #address-cells = <1>;
119 #size-cells = <1>;
120 device_type = "soc";
121 compatible = "simple-bus";
122 ranges = <0x00000000 0xf 0xfe000000 0x1000000>;
123 reg = <0xf 0xfe000000 0 0x00001000>;
124
125 soc-sram-error {
126 compatible = "fsl,soc-sram-error";
127 interrupts = <16 2 1 29>;
128 };
129
130 corenet-law@0 {
131 compatible = "fsl,corenet-law";
132 reg = <0x0 0x1000>;
133 fsl,num-laws = <32>;
134 };
135
136 memory-controller@8000 {
137 compatible = "fsl,qoriq-memory-controller-v4.5", "fsl,qoriq-memory-controller";
138 reg = <0x8000 0x1000>;
139 interrupts = <16 2 1 23>;
140 };
141
142 cpc: l3-cache-controller@10000 {
143 compatible = "fsl,p3041-l3-cache-controller", "fsl,p4080-l3-cache-controller", "cache";
144 reg = <0x10000 0x1000>;
145 interrupts = <16 2 1 27>;
146 };
147
148 corenet-cf@18000 {
149 compatible = "fsl,corenet-cf";
150 reg = <0x18000 0x1000>;
151 interrupts = <16 2 1 31>;
152 fsl,ccf-num-csdids = <32>;
153 fsl,ccf-num-snoopids = <32>;
154 };
155
156 iommu@20000 {
157 compatible = "fsl,pamu-v1.0", "fsl,pamu";
158 reg = <0x20000 0x4000>;
159 interrupts = <
160 24 2 0 0
161 16 2 1 30>;
162 };
163
164 mpic: pic@40000 {
165 clock-frequency = <0>;
166 interrupt-controller;
167 #address-cells = <0>;
168 #interrupt-cells = <4>;
169 reg = <0x40000 0x40000>;
170 compatible = "fsl,mpic", "chrp,open-pic";
171 device_type = "open-pic";
172 };
173
174 msi0: msi@41600 {
175 compatible = "fsl,mpic-msi";
176 reg = <0x41600 0x200>;
177 msi-available-ranges = <0 0x100>;
178 interrupts = <
179 0xe0 0 0 0
180 0xe1 0 0 0
181 0xe2 0 0 0
182 0xe3 0 0 0
183 0xe4 0 0 0
184 0xe5 0 0 0
185 0xe6 0 0 0
186 0xe7 0 0 0>;
187 };
188
189 msi1: msi@41800 {
190 compatible = "fsl,mpic-msi";
191 reg = <0x41800 0x200>;
192 msi-available-ranges = <0 0x100>;
193 interrupts = <
194 0xe8 0 0 0
195 0xe9 0 0 0
196 0xea 0 0 0
197 0xeb 0 0 0
198 0xec 0 0 0
199 0xed 0 0 0
200 0xee 0 0 0
201 0xef 0 0 0>;
202 };
203
204 msi2: msi@41a00 {
205 compatible = "fsl,mpic-msi";
206 reg = <0x41a00 0x200>;
207 msi-available-ranges = <0 0x100>;
208 interrupts = <
209 0xf0 0 0 0
210 0xf1 0 0 0
211 0xf2 0 0 0
212 0xf3 0 0 0
213 0xf4 0 0 0
214 0xf5 0 0 0
215 0xf6 0 0 0
216 0xf7 0 0 0>;
217 };
218
219 guts: global-utilities@e0000 {
220 compatible = "fsl,qoriq-device-config-1.0";
221 reg = <0xe0000 0xe00>;
222 fsl,has-rstcr;
223 #sleep-cells = <1>;
224 fsl,liodn-bits = <12>;
225 };
226
227 pins: global-utilities@e0e00 {
228 compatible = "fsl,qoriq-pin-control-1.0";
229 reg = <0xe0e00 0x200>;
230 #sleep-cells = <2>;
231 };
232
233 clockgen: global-utilities@e1000 {
234 compatible = "fsl,p3041-clockgen", "fsl,qoriq-clockgen-1.0";
235 reg = <0xe1000 0x1000>;
236 clock-frequency = <0>;
237 };
238
239 rcpm: global-utilities@e2000 {
240 compatible = "fsl,qoriq-rcpm-1.0";
241 reg = <0xe2000 0x1000>;
242 #sleep-cells = <1>;
243 };
244
245 sfp: sfp@e8000 {
246 compatible = "fsl,p3041-sfp", "fsl,qoriq-sfp-1.0";
247 reg = <0xe8000 0x1000>;
248 };
249
250 serdes: serdes@ea000 {
251 compatible = "fsl,p3041-serdes";
252 reg = <0xea000 0x1000>;
253 };
254
255 dma0: dma@100300 {
256 #address-cells = <1>;
257 #size-cells = <1>;
258 compatible = "fsl,p3041-dma", "fsl,eloplus-dma";
259 reg = <0x100300 0x4>;
260 ranges = <0x0 0x100100 0x200>;
261 cell-index = <0>;
262 dma-channel@0 {
263 compatible = "fsl,p3041-dma-channel",
264 "fsl,eloplus-dma-channel";
265 reg = <0x0 0x80>;
266 cell-index = <0>;
267 interrupts = <28 2 0 0>;
268 };
269 dma-channel@80 {
270 compatible = "fsl,p3041-dma-channel",
271 "fsl,eloplus-dma-channel";
272 reg = <0x80 0x80>;
273 cell-index = <1>;
274 interrupts = <29 2 0 0>;
275 };
276 dma-channel@100 {
277 compatible = "fsl,p3041-dma-channel",
278 "fsl,eloplus-dma-channel";
279 reg = <0x100 0x80>;
280 cell-index = <2>;
281 interrupts = <30 2 0 0>;
282 };
283 dma-channel@180 {
284 compatible = "fsl,p3041-dma-channel",
285 "fsl,eloplus-dma-channel";
286 reg = <0x180 0x80>;
287 cell-index = <3>;
288 interrupts = <31 2 0 0>;
289 };
290 };
291
292 dma1: dma@101300 {
293 #address-cells = <1>;
294 #size-cells = <1>;
295 compatible = "fsl,p3041-dma", "fsl,eloplus-dma";
296 reg = <0x101300 0x4>;
297 ranges = <0x0 0x101100 0x200>;
298 cell-index = <1>;
299 dma-channel@0 {
300 compatible = "fsl,p3041-dma-channel",
301 "fsl,eloplus-dma-channel";
302 reg = <0x0 0x80>;
303 cell-index = <0>;
304 interrupts = <32 2 0 0>;
305 };
306 dma-channel@80 {
307 compatible = "fsl,p3041-dma-channel",
308 "fsl,eloplus-dma-channel";
309 reg = <0x80 0x80>;
310 cell-index = <1>;
311 interrupts = <33 2 0 0>;
312 };
313 dma-channel@100 {
314 compatible = "fsl,p3041-dma-channel",
315 "fsl,eloplus-dma-channel";
316 reg = <0x100 0x80>;
317 cell-index = <2>;
318 interrupts = <34 2 0 0>;
319 };
320 dma-channel@180 {
321 compatible = "fsl,p3041-dma-channel",
322 "fsl,eloplus-dma-channel";
323 reg = <0x180 0x80>;
324 cell-index = <3>;
325 interrupts = <35 2 0 0>;
326 };
327 };
328
329 spi@110000 {
330 #address-cells = <1>;
331 #size-cells = <0>;
332 compatible = "fsl,p3041-espi", "fsl,mpc8536-espi";
333 reg = <0x110000 0x1000>;
334 interrupts = <53 0x2 0 0>;
335 fsl,espi-num-chipselects = <4>;
336 };
337
338 sdhc: sdhc@114000 {
339 compatible = "fsl,p3041-esdhc", "fsl,esdhc";
340 reg = <0x114000 0x1000>;
341 interrupts = <48 2 0 0>;
342 sdhci,auto-cmd12;
343 clock-frequency = <0>;
344 };
345
346 i2c@118000 {
347 #address-cells = <1>;
348 #size-cells = <0>;
349 cell-index = <0>;
350 compatible = "fsl-i2c";
351 reg = <0x118000 0x100>;
352 interrupts = <38 2 0 0>;
353 dfsrr;
354 };
355
356 i2c@118100 {
357 #address-cells = <1>;
358 #size-cells = <0>;
359 cell-index = <1>;
360 compatible = "fsl-i2c";
361 reg = <0x118100 0x100>;
362 interrupts = <38 2 0 0>;
363 dfsrr;
364 };
365
366 i2c@119000 {
367 #address-cells = <1>;
368 #size-cells = <0>;
369 cell-index = <2>;
370 compatible = "fsl-i2c";
371 reg = <0x119000 0x100>;
372 interrupts = <39 2 0 0>;
373 dfsrr;
374 };
375
376 i2c@119100 {
377 #address-cells = <1>;
378 #size-cells = <0>;
379 cell-index = <3>;
380 compatible = "fsl-i2c";
381 reg = <0x119100 0x100>;
382 interrupts = <39 2 0 0>;
383 dfsrr;
384 };
385
386 serial0: serial@11c500 {
387 cell-index = <0>;
388 device_type = "serial";
389 compatible = "ns16550";
390 reg = <0x11c500 0x100>;
391 clock-frequency = <0>;
392 interrupts = <36 2 0 0>;
393 };
394
395 serial1: serial@11c600 {
396 cell-index = <1>;
397 device_type = "serial";
398 compatible = "ns16550";
399 reg = <0x11c600 0x100>;
400 clock-frequency = <0>;
401 interrupts = <36 2 0 0>;
402 };
403
404 serial2: serial@11d500 {
405 cell-index = <2>;
406 device_type = "serial";
407 compatible = "ns16550";
408 reg = <0x11d500 0x100>;
409 clock-frequency = <0>;
410 interrupts = <37 2 0 0>;
411 };
412
413 serial3: serial@11d600 {
414 cell-index = <3>;
415 device_type = "serial";
416 compatible = "ns16550";
417 reg = <0x11d600 0x100>;
418 clock-frequency = <0>;
419 interrupts = <37 2 0 0>;
420 };
421
422 gpio0: gpio@130000 {
423 compatible = "fsl,p3041-gpio", "fsl,qoriq-gpio";
424 reg = <0x130000 0x1000>;
425 interrupts = <55 2 0 0>;
426 #gpio-cells = <2>;
427 gpio-controller;
428 };
429
430 usb0: usb@210000 {
431 compatible = "fsl,p3041-usb2-mph",
432 "fsl,mpc85xx-usb2-mph", "fsl-usb2-mph";
433 reg = <0x210000 0x1000>;
434 #address-cells = <1>;
435 #size-cells = <0>;
436 interrupts = <44 0x2 0 0>;
437 phy_type = "utmi";
438 port0;
439 };
440
441 usb1: usb@211000 {
442 compatible = "fsl,p3041-usb2-dr",
443 "fsl,mpc85xx-usb2-dr", "fsl-usb2-dr";
444 reg = <0x211000 0x1000>;
445 #address-cells = <1>;
446 #size-cells = <0>;
447 interrupts = <45 0x2 0 0>;
448 dr_mode = "host";
449 phy_type = "utmi";
450 };
451
452 sata@220000 {
453 compatible = "fsl,p3041-sata", "fsl,pq-sata-v2";
454 reg = <0x220000 0x1000>;
455 interrupts = <68 0x2 0 0>;
456 };
457
458 sata@221000 {
459 compatible = "fsl,p3041-sata", "fsl,pq-sata-v2";
460 reg = <0x221000 0x1000>;
461 interrupts = <69 0x2 0 0>;
462 };
463
464 crypto: crypto@300000 {
465 compatible = "fsl,sec-v4.2", "fsl,sec-v4.0";
466 #address-cells = <1>;
467 #size-cells = <1>;
468 reg = <0x300000 0x10000>;
469 ranges = <0 0x300000 0x10000>;
470 interrupts = <92 2 0 0>;
471
472 sec_jr0: jr@1000 {
473 compatible = "fsl,sec-v4.2-job-ring",
474 "fsl,sec-v4.0-job-ring";
475 reg = <0x1000 0x1000>;
476 interrupts = <88 2 0 0>;
477 };
478
479 sec_jr1: jr@2000 {
480 compatible = "fsl,sec-v4.2-job-ring",
481 "fsl,sec-v4.0-job-ring";
482 reg = <0x2000 0x1000>;
483 interrupts = <89 2 0 0>;
484 };
485
486 sec_jr2: jr@3000 {
487 compatible = "fsl,sec-v4.2-job-ring",
488 "fsl,sec-v4.0-job-ring";
489 reg = <0x3000 0x1000>;
490 interrupts = <90 2 0 0>;
491 };
492
493 sec_jr3: jr@4000 {
494 compatible = "fsl,sec-v4.2-job-ring",
495 "fsl,sec-v4.0-job-ring";
496 reg = <0x4000 0x1000>;
497 interrupts = <91 2 0 0>;
498 };
499
500 rtic@6000 {
501 compatible = "fsl,sec-v4.2-rtic",
502 "fsl,sec-v4.0-rtic";
503 #address-cells = <1>;
504 #size-cells = <1>;
505 reg = <0x6000 0x100>;
506 ranges = <0x0 0x6100 0xe00>;
507
508 rtic_a: rtic-a@0 {
509 compatible = "fsl,sec-v4.2-rtic-memory",
510 "fsl,sec-v4.0-rtic-memory";
511 reg = <0x00 0x20 0x100 0x80>;
512 };
513
514 rtic_b: rtic-b@20 {
515 compatible = "fsl,sec-v4.2-rtic-memory",
516 "fsl,sec-v4.0-rtic-memory";
517 reg = <0x20 0x20 0x200 0x80>;
518 };
519
520 rtic_c: rtic-c@40 {
521 compatible = "fsl,sec-v4.2-rtic-memory",
522 "fsl,sec-v4.0-rtic-memory";
523 reg = <0x40 0x20 0x300 0x80>;
524 };
525
526 rtic_d: rtic-d@60 {
527 compatible = "fsl,sec-v4.2-rtic-memory",
528 "fsl,sec-v4.0-rtic-memory";
529 reg = <0x60 0x20 0x500 0x80>;
530 };
531 };
532 };
533
534 sec_mon: sec_mon@314000 {
535 compatible = "fsl,sec-v4.2-mon", "fsl,sec-v4.0-mon";
536 reg = <0x314000 0x1000>;
537 interrupts = <93 2 0 0>;
538 };
539 };
540
541/*
542 rapidio0: rapidio@ffe0c0000
543*/
544
545 localbus@ffe124000 {
546 compatible = "fsl,p3041-elbc", "fsl,elbc", "simple-bus";
547 interrupts = <25 2 0 0>;
548 #address-cells = <2>;
549 #size-cells = <1>;
550 };
551
552 pci0: pcie@ffe200000 {
553 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
554 device_type = "pci";
555 #size-cells = <2>;
556 #address-cells = <3>;
557 bus-range = <0x0 0xff>;
558 clock-frequency = <0x1fca055>;
559 fsl,msi = <&msi0>;
560 interrupts = <16 2 1 15>;
561
562 pcie@0 {
563 reg = <0 0 0 0 0>;
564 #interrupt-cells = <1>;
565 #size-cells = <2>;
566 #address-cells = <3>;
567 device_type = "pci";
568 interrupts = <16 2 1 15>;
569 interrupt-map-mask = <0xf800 0 0 7>;
570 interrupt-map = <
571 /* IDSEL 0x0 */
572 0000 0 0 1 &mpic 40 1 0 0
573 0000 0 0 2 &mpic 1 1 0 0
574 0000 0 0 3 &mpic 2 1 0 0
575 0000 0 0 4 &mpic 3 1 0 0
576 >;
577 };
578 };
579
580 pci1: pcie@ffe201000 {
581 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
582 device_type = "pci";
583 #size-cells = <2>;
584 #address-cells = <3>;
585 bus-range = <0 0xff>;
586 clock-frequency = <0x1fca055>;
587 fsl,msi = <&msi1>;
588 interrupts = <16 2 1 14>;
589 pcie@0 {
590 reg = <0 0 0 0 0>;
591 #interrupt-cells = <1>;
592 #size-cells = <2>;
593 #address-cells = <3>;
594 device_type = "pci";
595 interrupts = <16 2 1 14>;
596 interrupt-map-mask = <0xf800 0 0 7>;
597 interrupt-map = <
598 /* IDSEL 0x0 */
599 0000 0 0 1 &mpic 41 1 0 0
600 0000 0 0 2 &mpic 5 1 0 0
601 0000 0 0 3 &mpic 6 1 0 0
602 0000 0 0 4 &mpic 7 1 0 0
603 >;
604 };
605 };
606
607 pci2: pcie@ffe202000 {
608 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
609 device_type = "pci";
610 #size-cells = <2>;
611 #address-cells = <3>;
612 bus-range = <0x0 0xff>;
613 clock-frequency = <0x1fca055>;
614 fsl,msi = <&msi2>;
615 interrupts = <16 2 1 13>;
616 pcie@0 {
617 reg = <0 0 0 0 0>;
618 #interrupt-cells = <1>;
619 #size-cells = <2>;
620 #address-cells = <3>;
621 device_type = "pci";
622 interrupts = <16 2 1 13>;
623 interrupt-map-mask = <0xf800 0 0 7>;
624 interrupt-map = <
625 /* IDSEL 0x0 */
626 0000 0 0 1 &mpic 42 1 0 0
627 0000 0 0 2 &mpic 9 1 0 0
628 0000 0 0 3 &mpic 10 1 0 0
629 0000 0 0 4 &mpic 11 1 0 0
630 >;
631 };
632 };
633
634 pci3: pcie@ffe203000 {
635 compatible = "fsl,p3041-pcie", "fsl,qoriq-pcie-v2.2";
636 device_type = "pci";
637 #size-cells = <2>;
638 #address-cells = <3>;
639 bus-range = <0x0 0xff>;
640 clock-frequency = <0x1fca055>;
641 fsl,msi = <&msi2>;
642 interrupts = <16 2 1 12>;
643 pcie@0 {
644 reg = <0 0 0 0 0>;
645 #interrupt-cells = <1>;
646 #size-cells = <2>;
647 #address-cells = <3>;
648 device_type = "pci";
649 interrupts = <16 2 1 12>;
650 interrupt-map-mask = <0xf800 0 0 7>;
651 interrupt-map = <
652 /* IDSEL 0x0 */
653 0000 0 0 1 &mpic 43 1 0 0
654 0000 0 0 2 &mpic 0 1 0 0
655 0000 0 0 3 &mpic 4 1 0 0
656 0000 0 0 4 &mpic 8 1 0 0
657 >;
658 };
659 };
660};
generated by cgit v1.2.2 (git 2.25.0) at 2025-01-14 06:22:29 -0500