diff options
author | Gerhard Sittig <gsi@denx.de> | 2013-06-03 13:44:31 -0400 |
---|---|---|
committer | Anatolij Gustschin <agust@denx.de> | 2013-08-23 17:41:55 -0400 |
commit | adf78076fcb3764774828ec777203e37280bdecf (patch) | |
tree | 865b0178c37561edd2e87c1b64facdf941ab58af /arch/powerpc | |
parent | a5d7a6dea6ac289669a6e7e8c7e7d66893a5c0f5 (diff) |
powerpc: mpc512x: array decl for MCLK registers in CCM
reword the clock control module's registers declaration such that the
MCLK related registers form an array and get indexed by PSC controller
or CAN controller component number
this change is in preparation to COMMON_CLK support for the MPC512x
platform, the changed declaration remains neutral to existing code since
the PSC and MSCAN CCR fields declared here aren't referenced elsewhere
Signed-off-by: Gerhard Sittig <gsi@denx.de>
Signed-off-by: Anatolij Gustschin <agust@denx.de>
Diffstat (limited to 'arch/powerpc')
-rw-r--r-- | arch/powerpc/include/asm/mpc5121.h | 18 |
1 files changed, 2 insertions, 16 deletions
diff --git a/arch/powerpc/include/asm/mpc5121.h b/arch/powerpc/include/asm/mpc5121.h index 8ae133eaf9fa..887d3d6133e3 100644 --- a/arch/powerpc/include/asm/mpc5121.h +++ b/arch/powerpc/include/asm/mpc5121.h | |||
@@ -32,25 +32,11 @@ struct mpc512x_ccm { | |||
32 | u32 scfr2; /* System Clock Frequency Register 2 */ | 32 | u32 scfr2; /* System Clock Frequency Register 2 */ |
33 | u32 scfr2s; /* System Clock Frequency Shadow Register 2 */ | 33 | u32 scfr2s; /* System Clock Frequency Shadow Register 2 */ |
34 | u32 bcr; /* Bread Crumb Register */ | 34 | u32 bcr; /* Bread Crumb Register */ |
35 | u32 p0ccr; /* PSC0 Clock Control Register */ | 35 | u32 psc_ccr[12]; /* PSC Clock Control Registers */ |
36 | u32 p1ccr; /* PSC1 CCR */ | ||
37 | u32 p2ccr; /* PSC2 CCR */ | ||
38 | u32 p3ccr; /* PSC3 CCR */ | ||
39 | u32 p4ccr; /* PSC4 CCR */ | ||
40 | u32 p5ccr; /* PSC5 CCR */ | ||
41 | u32 p6ccr; /* PSC6 CCR */ | ||
42 | u32 p7ccr; /* PSC7 CCR */ | ||
43 | u32 p8ccr; /* PSC8 CCR */ | ||
44 | u32 p9ccr; /* PSC9 CCR */ | ||
45 | u32 p10ccr; /* PSC10 CCR */ | ||
46 | u32 p11ccr; /* PSC11 CCR */ | ||
47 | u32 spccr; /* SPDIF Clock Control Register */ | 36 | u32 spccr; /* SPDIF Clock Control Register */ |
48 | u32 cccr; /* CFM Clock Control Register */ | 37 | u32 cccr; /* CFM Clock Control Register */ |
49 | u32 dccr; /* DIU Clock Control Register */ | 38 | u32 dccr; /* DIU Clock Control Register */ |
50 | u32 m1ccr; /* MSCAN1 CCR */ | 39 | u32 mscan_ccr[4]; /* MSCAN Clock Control Registers */ |
51 | u32 m2ccr; /* MSCAN2 CCR */ | ||
52 | u32 m3ccr; /* MSCAN3 CCR */ | ||
53 | u32 m4ccr; /* MSCAN4 CCR */ | ||
54 | u8 res[0x98]; /* Reserved */ | 40 | u8 res[0x98]; /* Reserved */ |
55 | }; | 41 | }; |
56 | 42 | ||