aboutsummaryrefslogtreecommitdiffstats
path: root/arch/powerpc/boot/dts
diff options
context:
space:
mode:
authorMingkai Hu <Mingkai.Hu@freescale.com>2013-08-02 02:39:11 -0400
committerScott Wood <scottwood@freescale.com>2013-08-23 20:43:24 -0400
commit622e03eb3498c32ee29de5c1d6d381f443e58fad (patch)
tree786efceede48ee3b1b15d088865ff31e0d259a87 /arch/powerpc/boot/dts
parent2c2f036afee7c28a2019b34134c4ea002a2d2c36 (diff)
powerpc/85xx: Add C293PCIE board support
C293PCIE board is a series of Freescale PCIe add-in cards to perform as public key crypto accelerator or secure key management module. - 512KB platform SRAM in addition to 512K L2 Cache/SRAM - 512MB soldered DDR3 32bit memory - CPLD System Logic - 64MB x16 NOR flash and 4GB x8 NAND flash - 16MB SPI flash Signed-off-by: Mingkai Hu <Mingkai.Hu@freescale.com> Signed-off-by: Po Liu <Po.Liu@freescale.com> Signed-off-by: Scott Wood <scottwood@freescale.com>
Diffstat (limited to 'arch/powerpc/boot/dts')
-rw-r--r--arch/powerpc/boot/dts/c293pcie.dts223
1 files changed, 223 insertions, 0 deletions
diff --git a/arch/powerpc/boot/dts/c293pcie.dts b/arch/powerpc/boot/dts/c293pcie.dts
new file mode 100644
index 000000000000..1238bda8901f
--- /dev/null
+++ b/arch/powerpc/boot/dts/c293pcie.dts
@@ -0,0 +1,223 @@
1/*
2 * C293 PCIE Device Tree Source
3 *
4 * Copyright 2013 Freescale Semiconductor Inc.
5 *
6 * Redistribution and use in source and binary forms, with or without
7 * modification, are permitted provided that the following conditions are met:
8 * * Redistributions of source code must retain the above copyright
9 * notice, this list of conditions and the following disclaimer.
10 * * Redistributions in binary form must reproduce the above copyright
11 * notice, this list of conditions and the following disclaimer in the
12 * documentation and/or other materials provided with the distribution.
13 * * Neither the name of Freescale Semiconductor nor the
14 * names of its contributors may be used to endorse or promote products
15 * derived from this software without specific prior written permission.
16 *
17 *
18 * ALTERNATIVELY, this software may be distributed under the terms of the
19 * GNU General Public License ("GPL") as published by the Free Software
20 * Foundation, either version 2 of that License or (at your option) any
21 * later version.
22 *
23 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor "AS IS" AND ANY
24 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
25 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
26 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
27 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
28 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
29 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
30 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
31 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
32 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 */
34
35/include/ "fsl/c293si-pre.dtsi"
36
37/ {
38 model = "fsl,C293PCIE";
39 compatible = "fsl,C293PCIE";
40
41 memory {
42 device_type = "memory";
43 };
44
45 ifc: ifc@fffe1e000 {
46 reg = <0xf 0xffe1e000 0 0x2000>;
47 ranges = <0x0 0x0 0xf 0xec000000 0x04000000
48 0x2 0x0 0xf 0xffdf0000 0x00010000>;
49
50 };
51
52 soc: soc@fffe00000 {
53 ranges = <0x0 0xf 0xffe00000 0x100000>;
54 };
55
56 pci0: pcie@fffe0a000 {
57 reg = <0xf 0xffe0a000 0 0x1000>;
58 ranges = <0x2000000 0x0 0x80000000 0xc 0x00000000 0x0 0x20000000
59 0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>;
60 pcie@0 {
61 ranges = <0x2000000 0x0 0x80000000
62 0x2000000 0x0 0x80000000
63 0x0 0x20000000
64
65 0x1000000 0x0 0x0
66 0x1000000 0x0 0x0
67 0x0 0x100000>;
68 };
69 };
70};
71
72&ifc {
73 nor@0,0 {
74 #address-cells = <1>;
75 #size-cells = <1>;
76 compatible = "cfi-flash";
77 reg = <0x0 0x0 0x4000000>;
78 bank-width = <2>;
79 device-width = <1>;
80
81 partition@0 {
82 /* 1MB for DTB Image */
83 reg = <0x0 0x00100000>;
84 label = "NOR DTB Image";
85 };
86
87 partition@100000 {
88 /* 8 MB for Linux Kernel Image */
89 reg = <0x00100000 0x00800000>;
90 label = "NOR Linux Kernel Image";
91 };
92
93 partition@900000 {
94 /* 53MB for rootfs */
95 reg = <0x00900000 0x03500000>;
96 label = "NOR Rootfs Image";
97 };
98
99 partition@3e00000 {
100 /* 1MB for blob encrypted key */
101 reg = <0x03e00000 0x00100000>;
102 label = "NOR blob encrypted key";
103 };
104
105 partition@3f00000 {
106 /* 512KB for u-boot Bootloader Image and evn */
107 reg = <0x03f00000 0x00100000>;
108 label = "NOR U-Boot Image";
109 read-only;
110 };
111 };
112
113 nand@1,0 {
114 #address-cells = <1>;
115 #size-cells = <1>;
116 compatible = "fsl,ifc-nand";
117 reg = <0x1 0x0 0x10000>;
118
119 partition@0 {
120 /* This location must not be altered */
121 /* 1MB for u-boot Bootloader Image */
122 reg = <0x0 0x00100000>;
123 label = "NAND U-Boot Image";
124 read-only;
125 };
126
127 partition@100000 {
128 /* 1MB for DTB Image */
129 reg = <0x00100000 0x00100000>;
130 label = "NAND DTB Image";
131 };
132
133 partition@200000 {
134 /* 16MB for Linux Kernel Image */
135 reg = <0x00200000 0x01000000>;
136 label = "NAND Linux Kernel Image";
137 };
138
139 partition@1200000 {
140 /* 4078MB for Root file System Image */
141 reg = <0x00600000 0xfee00000>;
142 label = "NAND RFS Image";
143 };
144 };
145
146 cpld@2,0 {
147 compatible = "fsl,c293pcie-cpld";
148 reg = <0x2 0x0 0x20>;
149 };
150};
151
152&soc {
153 i2c@3000 {
154 eeprom@50 {
155 compatible = "st,24c1024";
156 reg = <0x50>;
157 };
158
159 adt7461@4c {
160 compatible = "adi,adt7461";
161 reg = <0x4c>;
162 };
163 };
164
165 spi@7000 {
166 flash@0 {
167 #address-cells = <1>;
168 #size-cells = <1>;
169 compatible = "spansion,s25sl12801";
170 reg = <0>;
171 spi-max-frequency = <50000000>;
172
173 partition@0 {
174 /* 1MB for u-boot Bootloader Image */
175 /* 1MB for Environment */
176 reg = <0x0 0x00100000>;
177 label = "SPI Flash U-Boot Image";
178 read-only;
179 };
180
181 partition@100000 {
182 /* 512KB for DTB Image */
183 reg = <0x00100000 0x00080000>;
184 label = "SPI Flash DTB Image";
185 };
186
187 partition@180000 {
188 /* 4MB for Linux Kernel Image */
189 reg = <0x00180000 0x00400000>;
190 label = "SPI Flash Linux Kernel Image";
191 };
192
193 partition@580000 {
194 /* 10.5MB for RFS Image */
195 reg = <0x00580000 0x00a80000>;
196 label = "SPI Flash RFS Image";
197 };
198 };
199 };
200
201 mdio@24000 {
202 phy0: ethernet-phy@0 {
203 interrupts = <2 1 0 0>;
204 reg = <0x0>;
205 };
206
207 phy1: ethernet-phy@1 {
208 interrupts = <2 1 0 0>;
209 reg = <0x2>;
210 };
211 };
212
213 enet0: ethernet@b0000 {
214 phy-handle = <&phy0>;
215 phy-connection-type = "rgmii-id";
216 };
217
218 enet1: ethernet@b1000 {
219 phy-handle = <&phy1>;
220 phy-connection-type = "rgmii-id";
221 };
222};
223/include/ "fsl/c293si-post.dtsi"