MIPS: Simplify FP context access

This patch replaces the fpureg_t typedef with a "union fpureg" enabling
easier access to 32 & 64 bit values. This allows the access macros used
in cp1emu.c to be simplified somewhat. It will also make it easier to
expand the width of the FP registers as will be done in a future
patch in order to support the 128 bit registers introduced with MSA.

No behavioural change is intended by this patch.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Reviewed-by: Qais Yousef <qais.yousef@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/6532/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>

1 files changed, 24 insertions, 13 deletions

diff --git a/arch/mips/math-emu/cp1emu.c b/arch/mips/math-emu/cp1emu.c
index 506925b2c3f3..196cf1ab65af 100644
--- a/arch/mips/math-emu/cp1emu.c
+++ b/arch/mips/math-emu/cp1emu.c
@@ -876,20 +876,28 @@ static inline int cop1_64bit(struct pt_regs *xcp)
 #endif
 }
 
-#define SIFROMREG(si, x) ((si) = cop1_64bit(xcp) || !(x & 1) ? \
-                        (int)ctx->fpr[x] : (int)(ctx->fpr[x & ~1] >> 32))
+#define SIFROMREG(si, x) do {                                           \
+        if (cop1_64bit(xcp))                                            \
+                (si) = get_fpr32(&ctx->fpr[x], 0);                      \
+        else                                                            \
+                (si) = get_fpr32(&ctx->fpr[(x) & ~1], (x) & 1);         \
+} while (0)
 
-#define SITOREG(si, x)  (ctx->fpr[x & ~(cop1_64bit(xcp) == 0)] = \
-                        cop1_64bit(xcp) || !(x & 1) ? \
-                        ctx->fpr[x & ~1] >> 32 << 32 | (u32)(si) : \
-                        ctx->fpr[x & ~1] << 32 >> 32 | (u64)(si) << 32)
+#define SITOREG(si, x) do {                                             \
+        if (cop1_64bit(xcp))                                            \
+                set_fpr32(&ctx->fpr[x], 0, si);                         \
+        else                                                            \
+                set_fpr32(&ctx->fpr[(x) & ~1], (x) & 1, si);            \
+} while (0)
 
-#define SIFROMHREG(si, x)       ((si) = (int)(ctx->fpr[x] >> 32))
-#define SITOHREG(si, x)         (ctx->fpr[x] = \
-                                ctx->fpr[x] << 32 >> 32 | (u64)(si) << 32)
+#define SIFROMHREG(si, x)       ((si) = get_fpr32(&ctx->fpr[x], 1))
+#define SITOHREG(si, x)         set_fpr32(&ctx->fpr[x], 1, si)
 
-#define DIFROMREG(di, x) ((di) = ctx->fpr[x & ~(cop1_64bit(xcp) == 0)])
-#define DITOREG(di, x)  (ctx->fpr[x & ~(cop1_64bit(xcp) == 0)] = (di))
+#define DIFROMREG(di, x) \
+        ((di) = get_fpr64(&ctx->fpr[(x) & ~(cop1_64bit(xcp) == 0)], 0))
+
+#define DITOREG(di, x) \
+        set_fpr64(&ctx->fpr[(x) & ~(cop1_64bit(xcp) == 0)], 0, di)
 
 #define SPFROMREG(sp, x) SIFROMREG((sp).bits, x)
 #define SPTOREG(sp, x)  SITOREG((sp).bits, x)
@@ -1960,15 +1968,18 @@ static int fpu_emu(struct pt_regs *xcp, struct mips_fpu_struct *ctx,
 
 #if defined(__mips64)
         case l_fmt:{
+                u64 bits;
+                DIFROMREG(bits, MIPSInst_FS(ir));
+
                 switch (MIPSInst_FUNC(ir)) {
                 case fcvts_op:
                         /* convert long to single precision real */
-                        rv.s = ieee754sp_flong(ctx->fpr[MIPSInst_FS(ir)]);
+                        rv.s = ieee754sp_flong(bits);
                         rfmt = s_fmt;
                         goto copcsr;
                 case fcvtd_op:
                         /* convert long to double precision real */
-                        rv.d = ieee754dp_flong(ctx->fpr[MIPSInst_FS(ir)]);
+                        rv.d = ieee754dp_flong(bits);
                         rfmt = d_fmt;
                         goto copcsr;
                 default: