MIPS: Alchemy: remove cpu_table.

Remove the cpu_table:
- move detection of whether c0_config[OD] is read-only and should be set
  to fix various chip errata to au1000 headers.
- move detection of write-only sys_cpupll to au1000 headers.
- remove the BCLK switching code:  Activation of this features should be
  left to the boards using the chips since it also affects external devices
  tied to BCLK, and only the board designers know whether it is safe to
  enable.

Signed-off-by: Manuel Lauss <mano@roarinelk.homelinux.net>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>

 delete mode 100644 arch/mips/alchemy/common/cputable.c

1 files changed, 1 insertions, 25 deletions

diff --git a/arch/mips/alchemy/common/setup.c b/arch/mips/alchemy/common/setup.c
index 9889ec3ba4c4..4d42be811e7f 100644
--- a/arch/mips/alchemy/common/setup.c
+++ b/arch/mips/alchemy/common/setup.c
@@ -44,37 +44,13 @@ extern void set_cpuspec(void);
 
 void __init plat_mem_setup(void)
 {
-        struct  cpu_spec *sp;
-        unsigned long prid, cpufreq, bclk;
-
-        set_cpuspec();
-        sp = cur_cpu_spec[0];
-
         _machine_restart = au1000_restart;
         _machine_halt = au1000_halt;
         pm_power_off = au1000_power_off;
 
         board_setup();  /* board specific setup */
 
-        prid = read_c0_prid();
-        if (sp->cpu_pll_wo)
-#ifdef CONFIG_SOC_AU1000_FREQUENCY
-                cpufreq = CONFIG_SOC_AU1000_FREQUENCY / 1000000;
-#else
-                cpufreq = 396;
-#endif
-        else
-                cpufreq = (au_readl(SYS_CPUPLL) & 0x3F) * 12;
-        printk(KERN_INFO "(PRID %08lx) @ %ld MHz\n", prid, cpufreq);
-
-        if (sp->cpu_bclk) {
-                /* Enable BCLK switching */
-                bclk = au_readl(SYS_POWERCTRL);
-                au_writel(bclk | 0x60, SYS_POWERCTRL);
-                printk(KERN_INFO "BCLK switching enabled!\n");
-        }
-
-        if (sp->cpu_od)
+        if (au1xxx_cpu_needs_config_od())
                 /* Various early Au1xx0 errata corrected by this */
                 set_c0_config(1 << 19); /* Set Config[OD] */
         else