diff options
| author | Michal Simek <monstr@monstr.eu> | 2011-11-09 09:39:58 -0500 |
|---|---|---|
| committer | Michal Simek <monstr@monstr.eu> | 2012-03-23 04:28:16 -0400 |
| commit | 173701d7745d07888a929bf08d77d29996ca13dc (patch) | |
| tree | ad86f50ce8d08b4ff51e1a0adada9a62d548e3a7 /arch/microblaze/oprofile | |
| parent | cc5647a64e8c6691be87a83632d8b1c78b795023 (diff) | |
microblaze: Clear all MSR flags on the first kernel instruction
The main reason is bug because of dynamic TLB allocation.
U-BOOT didn't disable dcache and then writing to physical address
from ASM wan't visible for reading through MMU.
Disabling caches and clearing all flags from previous code
is good to do so.
Signed-off-by: Michal Simek <monstr@monstr.eu>
Diffstat (limited to 'arch/microblaze/oprofile')
0 files changed, 0 insertions, 0 deletions