aboutsummaryrefslogtreecommitdiffstats
path: root/arch/m68k/include/asm/m528xsim.h
diff options
context:
space:
mode:
authorGreg Ungerer <gerg@uclinux.org>2011-12-23 19:20:02 -0500
committerGreg Ungerer <gerg@uclinux.org>2012-03-04 18:43:08 -0500
commit4f8f9fb8cbb759207ff2437b904c77565180ee5a (patch)
tree540f922b4fc1fe4326606083dad6a73755924790 /arch/m68k/include/asm/m528xsim.h
parent308bfc12ddfd6b812a13d784b012e5d04fba9394 (diff)
m68knommu: make 528x FEC platform addressing consistent
If we make all FEC (ethernet) addressing consistent across all ColdFire family members then we will be able to remove the duplicated plaform data and use a single setup for all. So modify the ColdFire 528x FEC addressing so that: . FECs are numbered from 0 up . base addresses are absolute (not relative to MBAR peripheral register) . use a common name for IRQs used Signed-off-by: Greg Ungerer <gerg@uclinux.org>
Diffstat (limited to 'arch/m68k/include/asm/m528xsim.h')
-rw-r--r--arch/m68k/include/asm/m528xsim.h11
1 files changed, 9 insertions, 2 deletions
diff --git a/arch/m68k/include/asm/m528xsim.h b/arch/m68k/include/asm/m528xsim.h
index a5f0c14b47dd..a363c648b97b 100644
--- a/arch/m68k/include/asm/m528xsim.h
+++ b/arch/m68k/include/asm/m528xsim.h
@@ -38,12 +38,19 @@
38#define MCFINT_UART1 14 /* Interrupt number for UART1 */ 38#define MCFINT_UART1 14 /* Interrupt number for UART1 */
39#define MCFINT_UART2 15 /* Interrupt number for UART2 */ 39#define MCFINT_UART2 15 /* Interrupt number for UART2 */
40#define MCFINT_QSPI 18 /* Interrupt number for QSPI */ 40#define MCFINT_QSPI 18 /* Interrupt number for QSPI */
41#define MCFINT_FECRX0 23 /* Interrupt number for FEC */
42#define MCFINT_FECTX0 27 /* Interrupt number for FEC */
43#define MCFINT_FECENTC0 29 /* Interrupt number for FEC */
41#define MCFINT_PIT1 55 /* Interrupt number for PIT1 */ 44#define MCFINT_PIT1 55 /* Interrupt number for PIT1 */
42 45
43#define MCF_IRQ_UART0 (MCFINT_VECBASE + MCFINT_UART0) 46#define MCF_IRQ_UART0 (MCFINT_VECBASE + MCFINT_UART0)
44#define MCF_IRQ_UART1 (MCFINT_VECBASE + MCFINT_UART1) 47#define MCF_IRQ_UART1 (MCFINT_VECBASE + MCFINT_UART1)
45#define MCF_IRQ_UART2 (MCFINT_VECBASE + MCFINT_UART2) 48#define MCF_IRQ_UART2 (MCFINT_VECBASE + MCFINT_UART2)
46 49
50#define MCF_IRQ_FECRX0 (MCFINT_VECBASE + MCFINT_FECRX0)
51#define MCF_IRQ_FECTX0 (MCFINT_VECBASE + MCFINT_FECTX0)
52#define MCF_IRQ_FECENTC0 (MCFINT_VECBASE + MCFINT_FECENTC0)
53
47/* 54/*
48 * SDRAM configuration registers. 55 * SDRAM configuration registers.
49 */ 56 */
@@ -71,8 +78,8 @@
71/* 78/*
72 * FEC ethernet module. 79 * FEC ethernet module.
73 */ 80 */
74#define MCFFEC_BASE (MCF_IPSBAR + 0x00001000) 81#define MCFFEC_BASE0 (MCF_IPSBAR + 0x00001000)
75#define MCFFEC_SIZE 0x800 82#define MCFFEC_SIZE0 0x800
76 83
77/* 84/*
78 * GPIO registers 85 * GPIO registers