aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm
diff options
context:
space:
mode:
authorLina Iyer <lina.iyer@linaro.org>2015-03-25 16:25:30 -0400
committerOlof Johansson <olof@lixom.net>2015-04-03 16:33:52 -0400
commit8c76a6382eb0c45d152c0cf37206e4ec9c3781cd (patch)
tree7975be72075830c5b6242105cf888eab14c8cf08 /arch/arm
parent52cd8451818bffa25bec2f69bc6286b3cc045bf7 (diff)
ARM: dts: qcom: Add power-controller device node for 8074 Krait CPUs
Each Krait CPU in the QCOM 8074/8974 SoC has an SAW power controller to regulate the power to the cpu and aide the core in entering idle states. Reference the SAW instance and associate the instance with the CPU core. Signed-off-by: Lina Iyer <lina.iyer@linaro.org> Reviewed-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: Kumar Gala <galak@codeaurora.org> Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'arch/arm')
-rw-r--r--arch/arm/boot/dts/qcom-msm8974.dtsi26
1 files changed, 25 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi
index 2d11641c720f..1bb18322a66e 100644
--- a/arch/arm/boot/dts/qcom-msm8974.dtsi
+++ b/arch/arm/boot/dts/qcom-msm8974.dtsi
@@ -21,6 +21,7 @@
21 reg = <0>; 21 reg = <0>;
22 next-level-cache = <&L2>; 22 next-level-cache = <&L2>;
23 qcom,acc = <&acc0>; 23 qcom,acc = <&acc0>;
24 qcom,saw = <&saw0>;
24 }; 25 };
25 26
26 cpu@1 { 27 cpu@1 {
@@ -30,6 +31,7 @@
30 reg = <1>; 31 reg = <1>;
31 next-level-cache = <&L2>; 32 next-level-cache = <&L2>;
32 qcom,acc = <&acc1>; 33 qcom,acc = <&acc1>;
34 qcom,saw = <&saw1>;
33 }; 35 };
34 36
35 cpu@2 { 37 cpu@2 {
@@ -39,6 +41,7 @@
39 reg = <2>; 41 reg = <2>;
40 next-level-cache = <&L2>; 42 next-level-cache = <&L2>;
41 qcom,acc = <&acc2>; 43 qcom,acc = <&acc2>;
44 qcom,saw = <&saw2>;
42 }; 45 };
43 46
44 cpu@3 { 47 cpu@3 {
@@ -48,6 +51,7 @@
48 reg = <3>; 51 reg = <3>;
49 next-level-cache = <&L2>; 52 next-level-cache = <&L2>;
50 qcom,acc = <&acc3>; 53 qcom,acc = <&acc3>;
54 qcom,saw = <&saw3>;
51 }; 55 };
52 56
53 L2: l2-cache { 57 L2: l2-cache {
@@ -144,7 +148,27 @@
144 }; 148 };
145 }; 149 };
146 150
147 saw_l2: regulator@f9012000 { 151 saw0: power-controller@f9089000 {
152 compatible = "qcom,msm8974-saw2-v2.1-cpu", "qcom,saw2";
153 reg = <0xf9089000 0x1000>, <0xf9009000 0x1000>;
154 };
155
156 saw1: power-controller@f9099000 {
157 compatible = "qcom,msm8974-saw2-v2.1-cpu", "qcom,saw2";
158 reg = <0xf9099000 0x1000>, <0xf9009000 0x1000>;
159 };
160
161 saw2: power-controller@f90a9000 {
162 compatible = "qcom,msm8974-saw2-v2.1-cpu", "qcom,saw2";
163 reg = <0xf90a9000 0x1000>, <0xf9009000 0x1000>;
164 };
165
166 saw3: power-controller@f90b9000 {
167 compatible = "qcom,msm8974-saw2-v2.1-cpu", "qcom,saw2";
168 reg = <0xf90b9000 0x1000>, <0xf9009000 0x1000>;
169 };
170
171 saw_l2: power-controller@f9012000 {
148 compatible = "qcom,saw2"; 172 compatible = "qcom,saw2";
149 reg = <0xf9012000 0x1000>; 173 reg = <0xf9012000 0x1000>;
150 regulator; 174 regulator;