aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/plat-mxc/tzic.c
diff options
context:
space:
mode:
authorLennert Buytenhek <buytenh@wantstofly.org>2010-11-29 05:16:23 -0500
committerLennert Buytenhek <buytenh@wantstofly.org>2011-01-13 11:19:09 -0500
commit4d93579f63ca4998284934c43ac03fcee4216f91 (patch)
tree6458f1d81df9fe99b445873b0842109bfeba7156 /arch/arm/plat-mxc/tzic.c
parentb9858efad32ffa8b3e9c2bd1286121824c3cebae (diff)
ARM: plat-mxc: irq_data conversion.
Signed-off-by: Lennert Buytenhek <buytenh@secretlab.ca>
Diffstat (limited to 'arch/arm/plat-mxc/tzic.c')
-rw-r--r--arch/arm/plat-mxc/tzic.c38
1 files changed, 19 insertions, 19 deletions
diff --git a/arch/arm/plat-mxc/tzic.c b/arch/arm/plat-mxc/tzic.c
index e69ed8a8c203..bc3a6be8a27f 100644
--- a/arch/arm/plat-mxc/tzic.c
+++ b/arch/arm/plat-mxc/tzic.c
@@ -69,50 +69,50 @@ static int tzic_set_irq_fiq(unsigned int irq, unsigned int type)
69#endif 69#endif
70 70
71/** 71/**
72 * tzic_mask_irq() - Disable interrupt number "irq" in the TZIC 72 * tzic_mask_irq() - Disable interrupt source "d" in the TZIC
73 * 73 *
74 * @param irq interrupt source number 74 * @param d interrupt source
75 */ 75 */
76static void tzic_mask_irq(unsigned int irq) 76static void tzic_mask_irq(struct irq_data *d)
77{ 77{
78 int index, off; 78 int index, off;
79 79
80 index = irq >> 5; 80 index = d->irq >> 5;
81 off = irq & 0x1F; 81 off = d->irq & 0x1F;
82 __raw_writel(1 << off, tzic_base + TZIC_ENCLEAR0(index)); 82 __raw_writel(1 << off, tzic_base + TZIC_ENCLEAR0(index));
83} 83}
84 84
85/** 85/**
86 * tzic_unmask_irq() - Enable interrupt number "irq" in the TZIC 86 * tzic_unmask_irq() - Enable interrupt source "d" in the TZIC
87 * 87 *
88 * @param irq interrupt source number 88 * @param d interrupt source
89 */ 89 */
90static void tzic_unmask_irq(unsigned int irq) 90static void tzic_unmask_irq(struct irq_data *d)
91{ 91{
92 int index, off; 92 int index, off;
93 93
94 index = irq >> 5; 94 index = d->irq >> 5;
95 off = irq & 0x1F; 95 off = d->irq & 0x1F;
96 __raw_writel(1 << off, tzic_base + TZIC_ENSET0(index)); 96 __raw_writel(1 << off, tzic_base + TZIC_ENSET0(index));
97} 97}
98 98
99static unsigned int wakeup_intr[4]; 99static unsigned int wakeup_intr[4];
100 100
101/** 101/**
102 * tzic_set_wake_irq() - Set interrupt number "irq" in the TZIC as a wake-up source. 102 * tzic_set_wake_irq() - Set interrupt source "d" in the TZIC as a wake-up source.
103 * 103 *
104 * @param irq interrupt source number 104 * @param d interrupt source
105 * @param enable enable as wake-up if equal to non-zero 105 * @param enable enable as wake-up if equal to non-zero
106 * disble as wake-up if equal to zero 106 * disble as wake-up if equal to zero
107 * 107 *
108 * @return This function returns 0 on success. 108 * @return This function returns 0 on success.
109 */ 109 */
110static int tzic_set_wake_irq(unsigned int irq, unsigned int enable) 110static int tzic_set_wake_irq(struct irq_data *d, unsigned int enable)
111{ 111{
112 unsigned int index, off; 112 unsigned int index, off;
113 113
114 index = irq >> 5; 114 index = d->irq >> 5;
115 off = irq & 0x1F; 115 off = d->irq & 0x1F;
116 116
117 if (index > 3) 117 if (index > 3)
118 return -EINVAL; 118 return -EINVAL;
@@ -128,10 +128,10 @@ static int tzic_set_wake_irq(unsigned int irq, unsigned int enable)
128static struct mxc_irq_chip mxc_tzic_chip = { 128static struct mxc_irq_chip mxc_tzic_chip = {
129 .base = { 129 .base = {
130 .name = "MXC_TZIC", 130 .name = "MXC_TZIC",
131 .ack = tzic_mask_irq, 131 .irq_ack = tzic_mask_irq,
132 .mask = tzic_mask_irq, 132 .irq_mask = tzic_mask_irq,
133 .unmask = tzic_unmask_irq, 133 .irq_unmask = tzic_unmask_irq,
134 .set_wake = tzic_set_wake_irq, 134 .irq_set_wake = tzic_set_wake_irq,
135 }, 135 },
136#ifdef CONFIG_FIQ 136#ifdef CONFIG_FIQ
137 .set_irq_fiq = tzic_set_irq_fiq, 137 .set_irq_fiq = tzic_set_irq_fiq,