aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-tegra/board-paz00.c
diff options
context:
space:
mode:
authorMarc Dietrich <marvin24@gmx.de>2011-08-07 15:00:51 -0400
committerOlof Johansson <olof@lixom.net>2011-08-09 15:07:40 -0400
commitde7164db70af94e58dca84426374138cd3a18f34 (patch)
treea2d3f8d57a7ade2148b437d7e1aa9388041e6549 /arch/arm/mach-tegra/board-paz00.c
parentbc24ed4f21c0ef6d99b653077747c3104f5f9b60 (diff)
ARM: tegra: paz00: add support serial port on JP1
UART-A is connected to JP1 and used by the bootloader for debugging output while UART-D is connected to the mini-pcie expansion slot. Signed-off-by: Marc Dietrich <marvin24@gmx.de> Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'arch/arm/mach-tegra/board-paz00.c')
-rw-r--r--arch/arm/mach-tegra/board-paz00.c11
1 files changed, 11 insertions, 0 deletions
diff --git a/arch/arm/mach-tegra/board-paz00.c b/arch/arm/mach-tegra/board-paz00.c
index ea2f79c9879b..f3b737637306 100644
--- a/arch/arm/mach-tegra/board-paz00.c
+++ b/arch/arm/mach-tegra/board-paz00.c
@@ -45,6 +45,16 @@
45 45
46static struct plat_serial8250_port debug_uart_platform_data[] = { 46static struct plat_serial8250_port debug_uart_platform_data[] = {
47 { 47 {
48 /* serial port on JP1 */
49 .membase = IO_ADDRESS(TEGRA_UARTA_BASE),
50 .mapbase = TEGRA_UARTA_BASE,
51 .irq = INT_UARTA,
52 .flags = UPF_BOOT_AUTOCONF,
53 .iotype = UPIO_MEM,
54 .regshift = 2,
55 .uartclk = 216000000,
56 }, {
57 /* serial port on mini-pcie */
48 .membase = IO_ADDRESS(TEGRA_UARTD_BASE), 58 .membase = IO_ADDRESS(TEGRA_UARTD_BASE),
49 .mapbase = TEGRA_UARTD_BASE, 59 .mapbase = TEGRA_UARTD_BASE,
50 .irq = INT_UARTD, 60 .irq = INT_UARTD,
@@ -94,6 +104,7 @@ static void __init tegra_paz00_fixup(struct machine_desc *desc,
94 104
95static __initdata struct tegra_clk_init_table paz00_clk_init_table[] = { 105static __initdata struct tegra_clk_init_table paz00_clk_init_table[] = {
96 /* name parent rate enabled */ 106 /* name parent rate enabled */
107 { "uarta", "pll_p", 216000000, true },
97 { "uartd", "pll_p", 216000000, true }, 108 { "uartd", "pll_p", 216000000, true },
98 { NULL, NULL, 0, 0}, 109 { NULL, NULL, 0, 0},
99}; 110};