aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-tegra/Kconfig
diff options
context:
space:
mode:
authorArnd Bergmann <arnd@arndb.de>2012-03-02 15:58:28 -0500
committerOlof Johansson <olof@lixom.net>2012-03-04 14:17:06 -0500
commit013df38857a6272c7e6bd99d3f298599a215e988 (patch)
tree51a993359e20283c76597083ecccbabd87737a5e /arch/arm/mach-tegra/Kconfig
parent0e86ca498511d1ff1224a5be7224c83cfcf000e3 (diff)
ARM: tegra: select CPU_FREQ_TABLE
The tegra cpufreq implementation relies on the cpu_freq_table code, so make sure that this is always there when needed. Signed-off-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Alan Ott <alan@signal11.us> Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'arch/arm/mach-tegra/Kconfig')
-rw-r--r--arch/arm/mach-tegra/Kconfig2
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/mach-tegra/Kconfig b/arch/arm/mach-tegra/Kconfig
index 46b6839e5b28..d2cb4b037f7f 100644
--- a/arch/arm/mach-tegra/Kconfig
+++ b/arch/arm/mach-tegra/Kconfig
@@ -17,6 +17,7 @@ config ARCH_TEGRA_2x_SOC
17 select ARM_ERRATA_764369 17 select ARM_ERRATA_764369
18 select PL310_ERRATA_727915 if CACHE_L2X0 18 select PL310_ERRATA_727915 if CACHE_L2X0
19 select PL310_ERRATA_769419 if CACHE_L2X0 19 select PL310_ERRATA_769419 if CACHE_L2X0
20 select CPU_FREQ_TABLE if CPU_FREQ
20 help 21 help
21 Support for NVIDIA Tegra AP20 and T20 processors, based on the 22 Support for NVIDIA Tegra AP20 and T20 processors, based on the
22 ARM CortexA9MP CPU and the ARM PL310 L2 cache controller 23 ARM CortexA9MP CPU and the ARM PL310 L2 cache controller
@@ -35,6 +36,7 @@ config ARCH_TEGRA_3x_SOC
35 select ARM_ERRATA_754322 36 select ARM_ERRATA_754322
36 select ARM_ERRATA_764369 37 select ARM_ERRATA_764369
37 select PL310_ERRATA_769419 if CACHE_L2X0 38 select PL310_ERRATA_769419 if CACHE_L2X0
39 select CPU_FREQ_TABLE if CPU_FREQ
38 help 40 help
39 Support for NVIDIA Tegra T30 processor family, based on the 41 Support for NVIDIA Tegra T30 processor family, based on the
40 ARM CortexA9MP CPU and the ARM PL310 L2 cache controller 42 ARM CortexA9MP CPU and the ARM PL310 L2 cache controller