aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-pxa
diff options
context:
space:
mode:
authorAndrew Ruder <andrew.ruder@elecsyscorp.com>2014-06-05 15:10:56 -0400
committerHaojian Zhuang <haojian.zhuang@linaro.org>2014-07-04 08:30:42 -0400
commit43e2be14c111bb8d72fdd087e94ad286336056b0 (patch)
tree92c29015d326a144fd7597910be1b07472334721 /arch/arm/mach-pxa
parent7171511eaec5bf23fb06078f59784a3a0626b38f (diff)
ARM: pxa: correct errata number for PXA270
Comment incorrectly cites errata 39 E39. SDIO: SDIO Devices Not Working at 19.5 Mbps Should be errata 38 E38. MEMC: Memory Controller hangs when entering Self Refresh Mode. Signed-off-by: Andrew Ruder <andrew.ruder@elecsyscorp.com> Acked-by: Haojian Zhuang <haojian.zhuang@linaro.org>
Diffstat (limited to 'arch/arm/mach-pxa')
-rw-r--r--arch/arm/mach-pxa/sleep.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/mach-pxa/sleep.S b/arch/arm/mach-pxa/sleep.S
index 1e544be9905d..6c5b3ffd2cd3 100644
--- a/arch/arm/mach-pxa/sleep.S
+++ b/arch/arm/mach-pxa/sleep.S
@@ -157,7 +157,7 @@ pxa_cpu_do_suspend:
157 @ Do not reorder... 157 @ Do not reorder...
158 @ Intel PXA270 Specification Update notes problems performing 158 @ Intel PXA270 Specification Update notes problems performing
159 @ external accesses after SDRAM is put in self-refresh mode 159 @ external accesses after SDRAM is put in self-refresh mode
160 @ (see Errata 39 ...hangs when entering self-refresh mode) 160 @ (see Errata 38 ...hangs when entering self-refresh mode)
161 161
162 @ force address lines low by reading at physical address 0 162 @ force address lines low by reading at physical address 0
163 ldr r3, [r2] 163 ldr r3, [r2]