aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-omap2/prm.h
diff options
context:
space:
mode:
authorPaul Walmsley <paul@pwsan.com>2010-09-21 12:34:10 -0400
committerPaul Walmsley <paul@pwsan.com>2010-09-21 17:12:40 -0400
commitcf21405fd51b416f071edb546631a6ecd2112263 (patch)
treec443eb696bb2d4d564a520a1196bd76dd7349b0c /arch/arm/mach-omap2/prm.h
parent0be1621a749907ada0101e4139a1f57168c5410b (diff)
OMAP2/3: PRM: add module hard reset support
This patch adds hard-reset support for processor modules (e.g., DSP, IVA) on OMAP2/3 platforms. It's based on the OMAP4 hard-reset support that Benoît developed in the previous patch. This patch is a collaboration between Benoît Cousson <b-cousson@ti.com> and Paul Walmsley <paul@pwsan.com>. Signed-off-by: Paul Walmsley <paul@pwsan.com> Cc: Benoît Cousson <b-cousson@ti.com>
Diffstat (limited to 'arch/arm/mach-omap2/prm.h')
-rw-r--r--arch/arm/mach-omap2/prm.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/arch/arm/mach-omap2/prm.h b/arch/arm/mach-omap2/prm.h
index bc7e6e6099d5..7be040b2fdab 100644
--- a/arch/arm/mach-omap2/prm.h
+++ b/arch/arm/mach-omap2/prm.h
@@ -246,6 +246,11 @@ static inline u32 prm_clear_mod_reg_bits(u32 bits, s16 module, s16 idx)
246 return prm_rmw_mod_reg_bits(bits, 0x0, module, idx); 246 return prm_rmw_mod_reg_bits(bits, 0x0, module, idx);
247} 247}
248 248
249/* These omap2_ PRM functions apply to both OMAP2 and 3 */
250int omap2_prm_is_hardreset_asserted(s16 prm_mod, u8 shift);
251int omap2_prm_assert_hardreset(s16 prm_mod, u8 shift);
252int omap2_prm_deassert_hardreset(s16 prm_mod, u8 shift);
253
249int omap4_prm_is_hardreset_asserted(void __iomem *rstctrl_reg, u8 shift); 254int omap4_prm_is_hardreset_asserted(void __iomem *rstctrl_reg, u8 shift);
250int omap4_prm_assert_hardreset(void __iomem *rstctrl_reg, u8 shift); 255int omap4_prm_assert_hardreset(void __iomem *rstctrl_reg, u8 shift);
251int omap4_prm_deassert_hardreset(void __iomem *rstctrl_reg, u8 shift); 256int omap4_prm_deassert_hardreset(void __iomem *rstctrl_reg, u8 shift);