aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-omap2/omap_l3_noc.h
diff options
context:
space:
mode:
authorsricharan <r.sricharan@ti.com>2011-09-07 07:55:16 -0400
committerSantosh Shilimkar <santosh.shilimkar@ti.com>2011-09-24 03:58:57 -0400
commit551a9fa9b1f01aa16f9007337b3cc12216c732fa (patch)
tree63e09c9d2ee478b4bb1b71f7cb4448c30cc18de9 /arch/arm/mach-omap2/omap_l3_noc.h
parent6616aac66d798f3f185d90d9057e47abd7d3c9b3 (diff)
OMAP: Print Initiator name for l3 custom error.
The initiator id gets logged in the l3 target registers for custom error. So print it to aid debugging. Based on a internal patch by Devaraj Rangasamy <dev@ti.com> Signed-off-by: sricharan <r.sricharan@ti.com> Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
Diffstat (limited to 'arch/arm/mach-omap2/omap_l3_noc.h')
-rw-r--r--arch/arm/mach-omap2/omap_l3_noc.h34
1 files changed, 34 insertions, 0 deletions
diff --git a/arch/arm/mach-omap2/omap_l3_noc.h b/arch/arm/mach-omap2/omap_l3_noc.h
index 74c16434f2bc..90b50984cd2e 100644
--- a/arch/arm/mach-omap2/omap_l3_noc.h
+++ b/arch/arm/mach-omap2/omap_l3_noc.h
@@ -34,8 +34,11 @@
34/* L3 TARG register offsets */ 34/* L3 TARG register offsets */
35#define L3_TARG_STDERRLOG_MAIN 0x48 35#define L3_TARG_STDERRLOG_MAIN 0x48
36#define L3_TARG_STDERRLOG_SLVOFSLSB 0x5c 36#define L3_TARG_STDERRLOG_SLVOFSLSB 0x5c
37#define L3_TARG_STDERRLOG_MSTADDR 0x68
37#define L3_FLAGMUX_REGERR0 0xc 38#define L3_FLAGMUX_REGERR0 0xc
38 39
40#define NUM_OF_L3_MASTERS (sizeof(l3_masters)/sizeof(l3_masters[0]))
41
39static u32 l3_flagmux[L3_MODULES] = { 42static u32 l3_flagmux[L3_MODULES] = {
40 0x500, 43 0x500,
41 0x1000, 44 0x1000,
@@ -76,6 +79,37 @@ static u32 l3_targ_inst_clk3[] = {
76 0x0100 /* EMUSS */ 79 0x0100 /* EMUSS */
77}; 80};
78 81
82static struct l3_masters_data {
83 u32 id;
84 char name[10];
85} l3_masters[] = {
86 { 0x0 , "MPU"},
87 { 0x10, "CS_ADP"},
88 { 0x14, "xxx"},
89 { 0x20, "DSP"},
90 { 0x30, "IVAHD"},
91 { 0x40, "ISS"},
92 { 0x44, "DucatiM3"},
93 { 0x48, "FaceDetect"},
94 { 0x50, "SDMA_Rd"},
95 { 0x54, "SDMA_Wr"},
96 { 0x58, "xxx"},
97 { 0x5C, "xxx"},
98 { 0x60, "SGX"},
99 { 0x70, "DSS"},
100 { 0x80, "C2C"},
101 { 0x88, "xxx"},
102 { 0x8C, "xxx"},
103 { 0x90, "HSI"},
104 { 0xA0, "MMC1"},
105 { 0xA4, "MMC2"},
106 { 0xA8, "MMC6"},
107 { 0xB0, "UNIPRO1"},
108 { 0xC0, "USBHOSTHS"},
109 { 0xC4, "USBOTGHS"},
110 { 0xC8, "USBHOSTFS"}
111};
112
79static char *l3_targ_inst_name[L3_MODULES][18] = { 113static char *l3_targ_inst_name[L3_MODULES][18] = {
80 { 114 {
81 "DMM1", 115 "DMM1",