aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-omap2/omap-smp.c
diff options
context:
space:
mode:
authorColin Cross <ccross@android.com>2012-10-18 05:20:08 -0400
committerKevin Hilman <khilman@ti.com>2012-11-05 17:26:43 -0500
commitcd8ce159031813eb870a5f3d5b27c3be36cd6e3a (patch)
treedeaa9a4ccac205b288aff709f39c0b622d0b91b7 /arch/arm/mach-omap2/omap-smp.c
parentff999b8a0983ee15668394ed49e38d3568fc6859 (diff)
ARM: OMAP4: retrigger localtimers after re-enabling gic
'Workaround for ROM bug because of CA9 r2pX gic control' register change disables the gic distributor while the secondary cpu is being booted. If a localtimer interrupt on the primary cpu occurs when the distributor is turned off, the interrupt is lost, and the localtimer never fires again. Make the primary cpu wait for the secondary cpu to reenable the gic distributor (with interrupts off for safety), and then check if the pending bit is set in the localtimer but not the gic. If so, ack it in the localtimer, and reset the timer with the minimum timeout to trigger a new timer interrupt. Signed-off-by: Colin Cross <ccross@android.com> [s-jan@ti.com: adapted to k3.4 + validated functionality] Signed-off-by: Sebastien Jan <s-jan@ti.com> [t-kristo@ti.com: dropped generic ARM kernel exports from the code, rebased to mainline] Signed-off-by: Tero Kristo <t-kristo@ti.com> Signed-off-by: Kevin Hilman <khilman@ti.com>
Diffstat (limited to 'arch/arm/mach-omap2/omap-smp.c')
-rw-r--r--arch/arm/mach-omap2/omap-smp.c13
1 files changed, 12 insertions, 1 deletions
diff --git a/arch/arm/mach-omap2/omap-smp.c b/arch/arm/mach-omap2/omap-smp.c
index 7d9c0e3fedc4..49a08dfe8d88 100644
--- a/arch/arm/mach-omap2/omap-smp.c
+++ b/arch/arm/mach-omap2/omap-smp.c
@@ -134,11 +134,22 @@ static int __cpuinit omap4_boot_secondary(unsigned int cpu, struct task_struct *
134 * 2) CPU1 must re-enable the GIC distributor on 134 * 2) CPU1 must re-enable the GIC distributor on
135 * it's wakeup path. 135 * it's wakeup path.
136 */ 136 */
137 if (IS_PM44XX_ERRATUM(PM_OMAP4_ROM_SMP_BOOT_ERRATUM_GICD)) 137 if (IS_PM44XX_ERRATUM(PM_OMAP4_ROM_SMP_BOOT_ERRATUM_GICD)) {
138 local_irq_disable();
138 gic_dist_disable(); 139 gic_dist_disable();
140 }
139 141
140 clkdm_wakeup(cpu1_clkdm); 142 clkdm_wakeup(cpu1_clkdm);
141 clkdm_allow_idle(cpu1_clkdm); 143 clkdm_allow_idle(cpu1_clkdm);
144
145 if (IS_PM44XX_ERRATUM(PM_OMAP4_ROM_SMP_BOOT_ERRATUM_GICD)) {
146 while (gic_dist_disabled()) {
147 udelay(1);
148 cpu_relax();
149 }
150 gic_timer_retrigger();
151 local_irq_enable();
152 }
142 } else { 153 } else {
143 dsb_sev(); 154 dsb_sev();
144 booted = true; 155 booted = true;