aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot
diff options
context:
space:
mode:
authorFabio Estevam <festevam@gmail.com>2012-04-24 19:35:36 -0400
committerShawn Guo <shawn.guo@linaro.org>2012-05-11 03:17:54 -0400
commitf07439c43252c3c2e669a5ee3762f4559179828d (patch)
treef3d8f2f14ebeaa707063f881a524847f0230641a /arch/arm/boot
parent691d26408734e7a41ebdadd19c10f6c0949ecd4a (diff)
ARM: dts: imx6q-sabrelite: Add SPI NOR support
mx6qsabrelite has a sst25vf016b SPI NOR flash connected to eCSPI1. Add support for it. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org>
Diffstat (limited to 'arch/arm/boot')
-rw-r--r--arch/arm/boot/dts/imx6q-sabrelite.dts17
1 files changed, 17 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/imx6q-sabrelite.dts b/arch/arm/boot/dts/imx6q-sabrelite.dts
index a93c593fed8f..1ca9b3ecb882 100644
--- a/arch/arm/boot/dts/imx6q-sabrelite.dts
+++ b/arch/arm/boot/dts/imx6q-sabrelite.dts
@@ -22,6 +22,23 @@
22 }; 22 };
23 23
24 soc { 24 soc {
25 aips-bus@02000000 { /* AIPS1 */
26 spba-bus@02000000 {
27 ecspi@02008000 { /* eCSPI1 */
28 fsl,spi-num-chipselects = <1>;
29 cs-gpios = <&gpio3 19 0>;
30 status = "okay";
31
32 flash: m25p80@0 {
33 compatible = "sst,sst25vf016b";
34 spi-max-frequency = <20000000>;
35 reg = <0>;
36 };
37 };
38 };
39
40 };
41
25 aips-bus@02100000 { /* AIPS2 */ 42 aips-bus@02100000 { /* AIPS2 */
26 ethernet@02188000 { 43 ethernet@02188000 {
27 phy-mode = "rgmii"; 44 phy-mode = "rgmii";