aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts
diff options
context:
space:
mode:
authorPeter Ujfalusi <peter.ujfalusi@ti.com>2012-08-29 09:31:06 -0400
committerBenoit Cousson <b-cousson@ti.com>2012-09-07 13:22:54 -0400
commit63467cf23284588901f2edfcaabbfdef489ffc9b (patch)
treebe1f317a11ae218e31abc5a6dbe636b190473c88 /arch/arm/boot/dts
parent2995a10002e20b5acfbaf9553ca1f22d9575f032 (diff)
ARM: dts: omap4: Add reg-names for McPDM and DMIC
In order to get the memory areas by name when booted with DT. Signed-off-by: Peter Ujfalusi <peter.ujfalusi@ti.com> Signed-off-by: Benoit Cousson <b-cousson@ti.com>
Diffstat (limited to 'arch/arm/boot/dts')
-rw-r--r--arch/arm/boot/dts/omap4.dtsi2
1 files changed, 2 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/omap4.dtsi b/arch/arm/boot/dts/omap4.dtsi
index 5ed3b944965b..9f851dfe7507 100644
--- a/arch/arm/boot/dts/omap4.dtsi
+++ b/arch/arm/boot/dts/omap4.dtsi
@@ -273,6 +273,7 @@
273 compatible = "ti,omap4-mcpdm"; 273 compatible = "ti,omap4-mcpdm";
274 reg = <0x40132000 0x7f>, /* MPU private access */ 274 reg = <0x40132000 0x7f>, /* MPU private access */
275 <0x49032000 0x7f>; /* L3 Interconnect */ 275 <0x49032000 0x7f>; /* L3 Interconnect */
276 reg-names = "mpu", "dma";
276 interrupts = <0 112 0x4>; 277 interrupts = <0 112 0x4>;
277 interrupt-parent = <&gic>; 278 interrupt-parent = <&gic>;
278 ti,hwmods = "mcpdm"; 279 ti,hwmods = "mcpdm";
@@ -282,6 +283,7 @@
282 compatible = "ti,omap4-dmic"; 283 compatible = "ti,omap4-dmic";
283 reg = <0x4012e000 0x7f>, /* MPU private access */ 284 reg = <0x4012e000 0x7f>, /* MPU private access */
284 <0x4902e000 0x7f>; /* L3 Interconnect */ 285 <0x4902e000 0x7f>; /* L3 Interconnect */
286 reg-names = "mpu", "dma";
285 interrupts = <0 114 0x4>; 287 interrupts = <0 114 0x4>;
286 interrupt-parent = <&gic>; 288 interrupt-parent = <&gic>;
287 ti,hwmods = "dmic"; 289 ti,hwmods = "dmic";