aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/exynos5250.dtsi
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2012-12-14 17:38:28 -0500
committerLinus Torvalds <torvalds@linux-foundation.org>2012-12-14 17:38:28 -0500
commit6a57d104c8cb5b6adad6784b4ce6e2f7f9961a3a (patch)
treec3ff93b006d7483ccee09799d215b03b1bbc3f1b /arch/arm/boot/dts/exynos5250.dtsi
parentcebfa85eb86d92bf85d3b041c6b044184517a988 (diff)
parentc91321e8ff338a88a9272dcd938f085955cd5846 (diff)
Merge tag 'soc2' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc
Pull ARM Soc updates, take 2, from Olof Johansson: "This is the second batch of SoC updates for the 3.8 merge window, containing parts that had dependencies on earlier branches such that we couldn't include them with the first branch. These are general updates for Samsung Exynos, Renesas/shmobile and a topic branch that adds SMP support to Altera's socfpga platform." Fix up conflicts mostly as per Olof. * tag 'soc2' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: ARM: EXYNOS: Clock settings for SATA and SATA PHY ARM: EXYNOS: Add ARM down clock support ARM: EXYNOS: Fix i2c suspend/resume for legacy controller ARM: EXYNOS: Add aliases for i2c controller ARM: EXYNOS: Setup legacy i2c controller interrupts sh: clkfwk: fixup unsed variable warning Revert "ARM: shmobile: r8a7779: Replace modify_scu_cpu_psr with scu_power_mode" Revert "ARM: shmobile: sh73a0: Replace modify_scu_cpu_psr with scu_power_mode" Revert "ARM: shmobile: emev2: Replace modify_scu_cpu_psr with scu_power_mode" ARM: highbank: use common debug_ll_io_init ARM: shmobile: sh7372: sh7372_fsiXck_clk become non-global ARM: shmobile: sh7372: remove fsidivx clock ARM: socfpga: mark secondary_trampoline as cpuinit socfpga: map uart into virtual address space so that early_printk() works ARM: socfpga: fix build break for allyesconfig ARM: socfpga: Enable SMP for socfpga ARM: EXYNOS: Add dp clock support for EXYNOS5 ARM: SAMSUNG: call clk_get_rate for debugfs rate files ARM: SAMSUNG: add clock_tree debugfs file in clock
Diffstat (limited to 'arch/arm/boot/dts/exynos5250.dtsi')
-rw-r--r--arch/arm/boot/dts/exynos5250.dtsi27
1 files changed, 18 insertions, 9 deletions
diff --git a/arch/arm/boot/dts/exynos5250.dtsi b/arch/arm/boot/dts/exynos5250.dtsi
index 36d8246ea50e..2e3b6efaf1a2 100644
--- a/arch/arm/boot/dts/exynos5250.dtsi
+++ b/arch/arm/boot/dts/exynos5250.dtsi
@@ -35,6 +35,15 @@
35 mshc1 = &dwmmc_1; 35 mshc1 = &dwmmc_1;
36 mshc2 = &dwmmc_2; 36 mshc2 = &dwmmc_2;
37 mshc3 = &dwmmc_3; 37 mshc3 = &dwmmc_3;
38 i2c0 = &i2c_0;
39 i2c1 = &i2c_1;
40 i2c2 = &i2c_2;
41 i2c3 = &i2c_3;
42 i2c4 = &i2c_4;
43 i2c5 = &i2c_5;
44 i2c6 = &i2c_6;
45 i2c7 = &i2c_7;
46 i2c8 = &i2c_8;
38 }; 47 };
39 48
40 gic:interrupt-controller@10481000 { 49 gic:interrupt-controller@10481000 {
@@ -119,7 +128,7 @@
119 reg = <0x12170000 0x1ff>; 128 reg = <0x12170000 0x1ff>;
120 }; 129 };
121 130
122 i2c@12C60000 { 131 i2c_0: i2c@12C60000 {
123 compatible = "samsung,s3c2440-i2c"; 132 compatible = "samsung,s3c2440-i2c";
124 reg = <0x12C60000 0x100>; 133 reg = <0x12C60000 0x100>;
125 interrupts = <0 56 0>; 134 interrupts = <0 56 0>;
@@ -127,7 +136,7 @@
127 #size-cells = <0>; 136 #size-cells = <0>;
128 }; 137 };
129 138
130 i2c@12C70000 { 139 i2c_1: i2c@12C70000 {
131 compatible = "samsung,s3c2440-i2c"; 140 compatible = "samsung,s3c2440-i2c";
132 reg = <0x12C70000 0x100>; 141 reg = <0x12C70000 0x100>;
133 interrupts = <0 57 0>; 142 interrupts = <0 57 0>;
@@ -135,7 +144,7 @@
135 #size-cells = <0>; 144 #size-cells = <0>;
136 }; 145 };
137 146
138 i2c@12C80000 { 147 i2c_2: i2c@12C80000 {
139 compatible = "samsung,s3c2440-i2c"; 148 compatible = "samsung,s3c2440-i2c";
140 reg = <0x12C80000 0x100>; 149 reg = <0x12C80000 0x100>;
141 interrupts = <0 58 0>; 150 interrupts = <0 58 0>;
@@ -143,7 +152,7 @@
143 #size-cells = <0>; 152 #size-cells = <0>;
144 }; 153 };
145 154
146 i2c@12C90000 { 155 i2c_3: i2c@12C90000 {
147 compatible = "samsung,s3c2440-i2c"; 156 compatible = "samsung,s3c2440-i2c";
148 reg = <0x12C90000 0x100>; 157 reg = <0x12C90000 0x100>;
149 interrupts = <0 59 0>; 158 interrupts = <0 59 0>;
@@ -151,7 +160,7 @@
151 #size-cells = <0>; 160 #size-cells = <0>;
152 }; 161 };
153 162
154 i2c@12CA0000 { 163 i2c_4: i2c@12CA0000 {
155 compatible = "samsung,s3c2440-i2c"; 164 compatible = "samsung,s3c2440-i2c";
156 reg = <0x12CA0000 0x100>; 165 reg = <0x12CA0000 0x100>;
157 interrupts = <0 60 0>; 166 interrupts = <0 60 0>;
@@ -159,7 +168,7 @@
159 #size-cells = <0>; 168 #size-cells = <0>;
160 }; 169 };
161 170
162 i2c@12CB0000 { 171 i2c_5: i2c@12CB0000 {
163 compatible = "samsung,s3c2440-i2c"; 172 compatible = "samsung,s3c2440-i2c";
164 reg = <0x12CB0000 0x100>; 173 reg = <0x12CB0000 0x100>;
165 interrupts = <0 61 0>; 174 interrupts = <0 61 0>;
@@ -167,7 +176,7 @@
167 #size-cells = <0>; 176 #size-cells = <0>;
168 }; 177 };
169 178
170 i2c@12CC0000 { 179 i2c_6: i2c@12CC0000 {
171 compatible = "samsung,s3c2440-i2c"; 180 compatible = "samsung,s3c2440-i2c";
172 reg = <0x12CC0000 0x100>; 181 reg = <0x12CC0000 0x100>;
173 interrupts = <0 62 0>; 182 interrupts = <0 62 0>;
@@ -175,7 +184,7 @@
175 #size-cells = <0>; 184 #size-cells = <0>;
176 }; 185 };
177 186
178 i2c@12CD0000 { 187 i2c_7: i2c@12CD0000 {
179 compatible = "samsung,s3c2440-i2c"; 188 compatible = "samsung,s3c2440-i2c";
180 reg = <0x12CD0000 0x100>; 189 reg = <0x12CD0000 0x100>;
181 interrupts = <0 63 0>; 190 interrupts = <0 63 0>;
@@ -183,7 +192,7 @@
183 #size-cells = <0>; 192 #size-cells = <0>;
184 }; 193 };
185 194
186 i2c@12CE0000 { 195 i2c_8: i2c@12CE0000 {
187 compatible = "samsung,s3c2440-hdmiphy-i2c"; 196 compatible = "samsung,s3c2440-hdmiphy-i2c";
188 reg = <0x12CE0000 0x1000>; 197 reg = <0x12CE0000 0x1000>;
189 interrupts = <0 64 0>; 198 interrupts = <0 64 0>;