aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree
diff options
context:
space:
mode:
authorSascha Hauer <s.hauer@pengutronix.de>2015-03-17 06:14:33 -0400
committerMatthias Brugger <matthias.bgg@gmail.com>2015-03-30 06:26:35 -0400
commit979275897e5c52945ae10adba98453cf9e2715d2 (patch)
tree4f5450ce393e127299886c9fc7191e78b3189419 /Documentation/devicetree
parente6f219b8ec5e4227c8b87b758afb48ed102b4210 (diff)
dt-bindings: ARM: Mediatek: document binding for the PMIC wrapper
This adds documentation for the PMIC wrapper unit found on Mediatek SoCs. Currently support are the MT8135 and MT8173 SoCs, but the PMIC wrapper can also be found on MT6xxx and possibly other SoCs. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
Diffstat (limited to 'Documentation/devicetree')
-rw-r--r--Documentation/devicetree/bindings/soc/mediatek/pwrap.txt58
1 files changed, 58 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt b/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt
new file mode 100644
index 000000000000..ddeb5b6a53c1
--- /dev/null
+++ b/Documentation/devicetree/bindings/soc/mediatek/pwrap.txt
@@ -0,0 +1,58 @@
1MediaTek PMIC Wrapper Driver
2
3This document describes the binding for the MediaTek PMIC wrapper.
4
5On MediaTek SoCs the PMIC is connected via SPI. The SPI master interface
6is not directly visible to the CPU, but only through the PMIC wrapper
7inside the SoC. The communication between the SoC and the PMIC can
8optionally be encrypted. Also a non standard Dual IO SPI mode can be
9used to increase speed.
10
11IP Pairing
12
13on MT8135 the pins of some SoC internal peripherals can be on the PMIC.
14The signals of these pins are routed over the SPI bus using the pwrap
15bridge. In the binding description below the properties needed for bridging
16are marked with "IP Pairing". These are optional on SoCs which do not support
17IP Pairing
18
19Required properties in pwrap device node.
20- compatible:
21 "mediatek,mt8135-pwrap" for MT8135 SoCs
22 "mediatek,mt8173-pwrap" for MT8173 SoCs
23- interrupts: IRQ for pwrap in SOC
24- reg-names: Must include the following entries:
25 "pwrap": Main registers base
26 "pwrap-bridge": bridge base (IP Pairing)
27- reg: Must contain an entry for each entry in reg-names.
28- reset-names: Must include the following entries:
29 "pwrap"
30 "pwrap-bridge" (IP Pairing)
31- resets: Must contain an entry for each entry in reset-names.
32- clock-names: Must include the following entries:
33 "spi": SPI bus clock
34 "wrap": Main module clock
35- clocks: Must contain an entry for each entry in clock-names.
36
37Optional properities:
38- pmic: Mediatek PMIC MFD is the child device of pwrap
39 See the following for child node definitions:
40 Documentation/devicetree/bindings/mfd/mt6397.txt
41
42Example:
43 pwrap: pwrap@1000f000 {
44 compatible = "mediatek,mt8135-pwrap";
45 reg = <0 0x1000f000 0 0x1000>,
46 <0 0x11017000 0 0x1000>;
47 reg-names = "pwrap", "pwrap-bridge";
48 interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>;
49 resets = <&infracfg MT8135_INFRA_PMIC_WRAP_RST>,
50 <&pericfg MT8135_PERI_PWRAP_BRIDGE_SW_RST>;
51 reset-names = "pwrap", "pwrap-bridge";
52 clocks = <&clk26m>, <&clk26m>;
53 clock-names = "spi", "wrap";
54
55 pmic {
56 compatible = "mediatek,mt6397";
57 };
58 };