aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/pwm
diff options
context:
space:
mode:
authorStephen Warren <swarren@nvidia.com>2013-11-06 16:00:25 -0500
committerStephen Warren <swarren@nvidia.com>2013-12-11 18:41:55 -0500
commitd8f64797c5ff3351a54830bba2cbc7e0b00e4613 (patch)
tree6df5a7b5c0fe9effa08aef6df00d8d8dc6b08014 /Documentation/devicetree/bindings/pwm
parente9827d9be9777cf287dd1340e6e7a8526f9e0b70 (diff)
ARM: tegra: add missing clock documentation to DT bindings
Many of the Tegra DT binding documents say nothing about the clocks or clock-names properties, yet those are present and required in DT files. This patch simply updates the documentation file to match the implicit definition of the binding, based on real-world DT content. All Tegra bindings that mention clocks are updated to have consistent wording and formatting of the clock-related properties. Signed-off-by: Stephen Warren <swarren@nvidia.com> Acked-By: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'Documentation/devicetree/bindings/pwm')
-rw-r--r--Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt3
1 files changed, 3 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt b/Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt
index c3fc57af8772..f28128717dcc 100644
--- a/Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt
+++ b/Documentation/devicetree/bindings/pwm/nvidia,tegra20-pwm.txt
@@ -7,6 +7,8 @@ Required properties:
7- reg: physical base address and length of the controller's registers 7- reg: physical base address and length of the controller's registers
8- #pwm-cells: should be 2. See pwm.txt in this directory for a description of 8- #pwm-cells: should be 2. See pwm.txt in this directory for a description of
9 the cells format. 9 the cells format.
10- clocks: Must contain one entry, for the module clock.
11 See ../clocks/clock-bindings.txt for details.
10 12
11Example: 13Example:
12 14
@@ -14,4 +16,5 @@ Example:
14 compatible = "nvidia,tegra20-pwm"; 16 compatible = "nvidia,tegra20-pwm";
15 reg = <0x7000a000 0x100>; 17 reg = <0x7000a000 0x100>;
16 #pwm-cells = <2>; 18 #pwm-cells = <2>;
19 clocks = <&tegra_car 17>;
17 }; 20 };