aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorRobert Jarzmik <robert.jarzmik@free.fr>2014-06-29 10:20:00 -0400
committerMauro Carvalho Chehab <m.chehab@samsung.com>2014-07-30 18:28:02 -0400
commitff493eef396b2480c270c1174264418739021e57 (patch)
tree7bbdd3598ea48e88346ab8ab2f65baa9acc7a83f
parentb0787de1cb0d9c748fc63b6626a5e58fa2f14147 (diff)
[media] media: soc_camera: pxa_camera documentation device-tree support
Add device-tree bindings documentation for pxa_camera driver. Signed-off-by: Robert Jarzmik <robert.jarzmik@free.fr> Signed-off-by: Guennadi Liakhovetski <g.liakhovetski@gmx.de> Signed-off-by: Mauro Carvalho Chehab <m.chehab@samsung.com>
-rw-r--r--Documentation/devicetree/bindings/media/pxa-camera.txt43
1 files changed, 43 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/media/pxa-camera.txt b/Documentation/devicetree/bindings/media/pxa-camera.txt
new file mode 100644
index 000000000000..11f5b5d51af8
--- /dev/null
+++ b/Documentation/devicetree/bindings/media/pxa-camera.txt
@@ -0,0 +1,43 @@
1Marvell PXA camera host interface
2
3Required properties:
4 - compatible: Should be "marvell,pxa270-qci"
5 - reg: register base and size
6 - interrupts: the interrupt number
7 - any required generic properties defined in video-interfaces.txt
8
9Optional properties:
10 - clocks: input clock (see clock-bindings.txt)
11 - clock-output-names: should contain the name of the clock driving the
12 sensor master clock MCLK
13 - clock-frequency: host interface is driving MCLK, and MCLK rate is this rate
14
15Example:
16
17 pxa_camera: pxa_camera@50000000 {
18 compatible = "marvell,pxa270-qci";
19 reg = <0x50000000 0x1000>;
20 interrupts = <33>;
21
22 clocks = <&pxa2xx_clks 24>;
23 clock-names = "ciclk";
24 clock-frequency = <50000000>;
25 clock-output-names = "qci_mclk";
26
27 status = "okay";
28
29 port {
30 #address-cells = <1>;
31 #size-cells = <0>;
32
33 /* Parallel bus endpoint */
34 qci: endpoint@0 {
35 reg = <0>; /* Local endpoint # */
36 remote-endpoint = <&mt9m111_1>;
37 bus-width = <8>; /* Used data lines */
38 hsync-active = <0>; /* Active low */
39 vsync-active = <0>; /* Active low */
40 pclk-sample = <1>; /* Rising */
41 };
42 };
43 };