aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorHeiko Stuebner <heiko@sntech.de>2013-06-17 15:28:57 -0400
committerHeiko Stuebner <heiko@sntech.de>2014-03-01 10:03:40 -0500
commitf6f70cf707a4774d881cc6274c1b53f0e82d2233 (patch)
treedf9f5acedc69472a5e2cade5361044b0a5fc0459
parent38dbfb59d1175ef458d006556061adeaa8751b72 (diff)
ARM: rockchip: add snoop-control-unit
This adds the device-node and config select to enable the scu in all Rockchip Cortex-A9 SoCs. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Tested-by: Ulrich Prinz <ulrich.prinz@googlemail.com>
-rw-r--r--arch/arm/boot/dts/rk3xxx.dtsi5
-rw-r--r--arch/arm/mach-rockchip/Kconfig1
2 files changed, 6 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/rk3xxx.dtsi b/arch/arm/boot/dts/rk3xxx.dtsi
index 0fcbcfd67de2..0a3d5b131eba 100644
--- a/arch/arm/boot/dts/rk3xxx.dtsi
+++ b/arch/arm/boot/dts/rk3xxx.dtsi
@@ -26,6 +26,11 @@
26 compatible = "simple-bus"; 26 compatible = "simple-bus";
27 ranges; 27 ranges;
28 28
29 scu@1013c000 {
30 compatible = "arm,cortex-a9-scu";
31 reg = <0x1013c000 0x100>;
32 };
33
29 gic: interrupt-controller@1013d000 { 34 gic: interrupt-controller@1013d000 {
30 compatible = "arm,cortex-a9-gic"; 35 compatible = "arm,cortex-a9-gic";
31 interrupt-controller; 36 interrupt-controller;
diff --git a/arch/arm/mach-rockchip/Kconfig b/arch/arm/mach-rockchip/Kconfig
index cf073dea5784..133410e178a7 100644
--- a/arch/arm/mach-rockchip/Kconfig
+++ b/arch/arm/mach-rockchip/Kconfig
@@ -5,6 +5,7 @@ config ARCH_ROCKCHIP
5 select ARCH_REQUIRE_GPIOLIB 5 select ARCH_REQUIRE_GPIOLIB
6 select ARM_GIC 6 select ARM_GIC
7 select CACHE_L2X0 7 select CACHE_L2X0
8 select HAVE_ARM_SCU if SMP
8 select HAVE_ARM_TWD if SMP 9 select HAVE_ARM_TWD if SMP
9 select HAVE_SMP 10 select HAVE_SMP
10 select COMMON_CLK 11 select COMMON_CLK