aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorChristian König <christian.koenig@amd.com>2013-04-14 06:47:59 -0400
committerAlex Deucher <alexander.deucher@amd.com>2013-04-22 10:39:11 -0400
commitd7c605a20ee86a4e8f19ca7b33f7c4f7ba0468bc (patch)
treeab429fdc575556d28e9a9b70ac0e6d043db48816
parenta92c7d554fbfa5ec1008e4c856a2206c2cce45a4 (diff)
drm/radeon: fix alignment of UVD fence
Signed-off-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
-rw-r--r--drivers/gpu/drm/radeon/radeon_fence.c7
-rw-r--r--drivers/gpu/drm/radeon/radeon_uvd.c2
2 files changed, 4 insertions, 5 deletions
diff --git a/drivers/gpu/drm/radeon/radeon_fence.c b/drivers/gpu/drm/radeon/radeon_fence.c
index 82fe1835ff8c..1a699cefaac7 100644
--- a/drivers/gpu/drm/radeon/radeon_fence.c
+++ b/drivers/gpu/drm/radeon/radeon_fence.c
@@ -776,10 +776,9 @@ int radeon_fence_driver_start_ring(struct radeon_device *rdev, int ring)
776 776
777 } else { 777 } else {
778 /* put fence directly behind firmware */ 778 /* put fence directly behind firmware */
779 rdev->fence_drv[ring].cpu_addr = rdev->uvd.cpu_addr + 779 index = ALIGN(rdev->uvd_fw->size, 8);
780 rdev->uvd_fw->size; 780 rdev->fence_drv[ring].cpu_addr = rdev->uvd.cpu_addr + index;
781 rdev->fence_drv[ring].gpu_addr = rdev->uvd.gpu_addr + 781 rdev->fence_drv[ring].gpu_addr = rdev->uvd.gpu_addr + index;
782 rdev->uvd_fw->size;
783 } 782 }
784 783
785 } else { 784 } else {
diff --git a/drivers/gpu/drm/radeon/radeon_uvd.c b/drivers/gpu/drm/radeon/radeon_uvd.c
index 2fb4d6cf26b6..15580fb8546e 100644
--- a/drivers/gpu/drm/radeon/radeon_uvd.c
+++ b/drivers/gpu/drm/radeon/radeon_uvd.c
@@ -107,7 +107,7 @@ int radeon_uvd_init(struct radeon_device *rdev)
107 107
108 platform_device_unregister(pdev); 108 platform_device_unregister(pdev);
109 109
110 bo_size = RADEON_GPU_PAGE_ALIGN(rdev->uvd_fw->size + 4) + 110 bo_size = RADEON_GPU_PAGE_ALIGN(rdev->uvd_fw->size + 8) +
111 RADEON_UVD_STACK_SIZE + RADEON_UVD_HEAP_SIZE; 111 RADEON_UVD_STACK_SIZE + RADEON_UVD_HEAP_SIZE;
112 r = radeon_bo_create(rdev, bo_size, PAGE_SIZE, true, 112 r = radeon_bo_create(rdev, bo_size, PAGE_SIZE, true,
113 RADEON_GEM_DOMAIN_VRAM, NULL, &rdev->uvd.vcpu_bo); 113 RADEON_GEM_DOMAIN_VRAM, NULL, &rdev->uvd.vcpu_bo);