diff options
author | Sam bobroff <sam.bobroff@au1.ibm.com> | 2015-04-10 00:16:50 -0400 |
---|---|---|
committer | Michael Ellerman <mpe@ellerman.id.au> | 2015-04-11 06:49:21 -0400 |
commit | d1d915783d90b15236e73d261cd8909db7275001 (patch) | |
tree | f1339a35c871cc12ffaaeaeb3a2ef5060bab3460 | |
parent | 7fe924d9d71c96598ed37719c53187b357d6edff (diff) |
powerpc/tm: Correct minor documentation typos
Signed-off-by: Sam Bobroff <sam.bobroff@au1.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
-rw-r--r-- | Documentation/powerpc/transactional_memory.txt | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/Documentation/powerpc/transactional_memory.txt b/Documentation/powerpc/transactional_memory.txt index 98b39af5254f..ba0a2a4a54ba 100644 --- a/Documentation/powerpc/transactional_memory.txt +++ b/Documentation/powerpc/transactional_memory.txt | |||
@@ -175,7 +175,7 @@ These are defined in <asm/reg.h>, and distinguish different reasons why the | |||
175 | kernel aborted a transaction: | 175 | kernel aborted a transaction: |
176 | 176 | ||
177 | TM_CAUSE_RESCHED Thread was rescheduled. | 177 | TM_CAUSE_RESCHED Thread was rescheduled. |
178 | TM_CAUSE_TLBI Software TLB invalide. | 178 | TM_CAUSE_TLBI Software TLB invalid. |
179 | TM_CAUSE_FAC_UNAV FP/VEC/VSX unavailable trap. | 179 | TM_CAUSE_FAC_UNAV FP/VEC/VSX unavailable trap. |
180 | TM_CAUSE_SYSCALL Syscall from active transaction. | 180 | TM_CAUSE_SYSCALL Syscall from active transaction. |
181 | TM_CAUSE_SIGNAL Signal delivered. | 181 | TM_CAUSE_SIGNAL Signal delivered. |
@@ -185,7 +185,7 @@ kernel aborted a transaction: | |||
185 | 185 | ||
186 | These can be checked by the user program's abort handler as TEXASR[0:7]. If | 186 | These can be checked by the user program's abort handler as TEXASR[0:7]. If |
187 | bit 7 is set, it indicates that the error is consider persistent. For example | 187 | bit 7 is set, it indicates that the error is consider persistent. For example |
188 | a TM_CAUSE_ALIGNMENT will be persistent while a TM_CAUSE_RESCHED will not.q | 188 | a TM_CAUSE_ALIGNMENT will be persistent while a TM_CAUSE_RESCHED will not. |
189 | 189 | ||
190 | GDB | 190 | GDB |
191 | === | 191 | === |